[go: up one dir, main page]

EP3394928B1 - Microelectronic devices designed with high frequency communication modules having steerable beamforming capability - Google Patents

Microelectronic devices designed with high frequency communication modules having steerable beamforming capability Download PDF

Info

Publication number
EP3394928B1
EP3394928B1 EP15911606.0A EP15911606A EP3394928B1 EP 3394928 B1 EP3394928 B1 EP 3394928B1 EP 15911606 A EP15911606 A EP 15911606A EP 3394928 B1 EP3394928 B1 EP 3394928B1
Authority
EP
European Patent Office
Prior art keywords
die
amplifier
transceiver
substrate
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP15911606.0A
Other languages
German (de)
French (fr)
Other versions
EP3394928A4 (en
EP3394928A1 (en
Inventor
Telesphor Kamgaing
Georgios C. Dogiamis
Vijay K. Nair
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of EP3394928A1 publication Critical patent/EP3394928A1/en
Publication of EP3394928A4 publication Critical patent/EP3394928A4/en
Application granted granted Critical
Publication of EP3394928B1 publication Critical patent/EP3394928B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/38Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
    • H04B1/40Circuits
    • H04B1/44Transmit/receive switching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01QANTENNAS, i.e. RADIO AERIALS
    • H01Q1/00Details of, or arrangements associated with, antennas
    • H01Q1/12Supports; Mounting means
    • H01Q1/22Supports; Mounting means by structural association with other equipment or articles
    • H01Q1/2283Supports; Mounting means by structural association with other equipment or articles mounted in or on the surface of a semiconductor substrate as a chip-type antenna or integrated with other components into an IC package
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01QANTENNAS, i.e. RADIO AERIALS
    • H01Q21/00Antenna arrays or systems
    • H01Q21/06Arrays of individually energised antenna units similarly polarised and spaced apart
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01QANTENNAS, i.e. RADIO AERIALS
    • H01Q21/00Antenna arrays or systems
    • H01Q21/06Arrays of individually energised antenna units similarly polarised and spaced apart
    • H01Q21/22Antenna units of the array energised non-uniformly in amplitude or phase, e.g. tapered array or binomial array
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01QANTENNAS, i.e. RADIO AERIALS
    • H01Q23/00Antennas with active circuits or circuit elements integrated within them or attached to them
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01QANTENNAS, i.e. RADIO AERIALS
    • H01Q3/00Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system
    • H01Q3/26Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system varying the relative phase or relative amplitude of energisation between two or more active radiating elements; varying the distribution of energy across a radiating aperture
    • H01Q3/30Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system varying the relative phase or relative amplitude of energisation between two or more active radiating elements; varying the distribution of energy across a radiating aperture varying the relative phase between the radiating elements of an array
    • H01Q3/34Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system varying the relative phase or relative amplitude of energisation between two or more active radiating elements; varying the distribution of energy across a radiating aperture varying the relative phase between the radiating elements of an array by electrical means
    • H01Q3/36Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system varying the relative phase or relative amplitude of energisation between two or more active radiating elements; varying the distribution of energy across a radiating aperture varying the relative phase between the radiating elements of an array by electrical means with variable phase-shifters
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01QANTENNAS, i.e. RADIO AERIALS
    • H01Q3/00Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system
    • H01Q3/26Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system varying the relative phase or relative amplitude of energisation between two or more active radiating elements; varying the distribution of energy across a radiating aperture
    • H01Q3/30Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system varying the relative phase or relative amplitude of energisation between two or more active radiating elements; varying the distribution of energy across a radiating aperture varying the relative phase between the radiating elements of an array
    • H01Q3/34Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system varying the relative phase or relative amplitude of energisation between two or more active radiating elements; varying the distribution of energy across a radiating aperture varying the relative phase between the radiating elements of an array by electrical means
    • H01Q3/42Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system varying the relative phase or relative amplitude of energisation between two or more active radiating elements; varying the distribution of energy across a radiating aperture varying the relative phase between the radiating elements of an array by electrical means using frequency-mixing
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/06Receivers
    • H04B1/16Circuits
    • H04B1/18Input circuits, e.g. for coupling to an antenna or a transmission line
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/38Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
    • H04B1/40Circuits
    • H04B1/401Circuits for selecting or indicating operating mode
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/38Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
    • H04B1/40Circuits
    • H04B1/44Transmit/receive switching
    • H04B1/48Transmit/receive switching in circuits for connecting transmitter and receiver to a common transmission path, e.g. by energy of transmitter

Definitions

  • Embodiments of the present invention relate generally to communication modules and computing devices.
  • US 2013/0113657A1 discloses a phased array receiver having beam-forming capability.
  • the document discloses that the phased army transmitter is formed completely or partially on one or more integrated circuit chips/substrate.
  • the document further discloses that the phased array receiver can be found completely or partially on one or more integrated circuit chips/substrates, and that to achieve even smaller receiver footprint, the antennas may be located on the same die, or in the same package as the receiver.
  • US 2014/0210668A1 discloses a phased-array antenna module and beam steering method of operation.
  • the document shows a transceiver die.
  • the radio frequency integrated circuit die consists of phased-array processing blocks which includes phase-shifters, combiners, splitters, gain equalizers, buffer amplifiers, digital signal control and interface circuit.
  • US 2014/0210667A1 discloses a phased array antenna module comprising a number of front end modules. Each frontend module contains a certain number of embedded antenna elements, GaAs frontend dies, and CMOS phased-array processing dies. US 2015/0288438A1 relates to a radio frequency modular antenna array and baseband beam forming.
  • microelectronic devices that are designed with high frequency communication devices having steerable beamforming capability.
  • various aspects of the illustrative implementations will be described using terms commonly employed by those skilled in the art to convey the substance of their work to others skilled in the art.
  • specific numbers, materials and configurations are set forth in order to provide a thorough understanding of the illustrative implementations.
  • well-known features are omitted or simplified in order to not obscure the illustrative implementations.
  • CMOS technology for greater than 15 GHz operation can be utilized, but with decreased power amplifier efficiencies and with low quality passives, mainly due to the typically lossy silicon substrate employed. This results not only in a lower system performance, but also in increased thermal requirements due to the excess heat generated.
  • the high thermal dissipation is due to the fact that multiple power amplifiers have to be utilized in a phased array arrangement to achieve the desired output power and transmission range. This will be even more stringent on 5G systems as the typical transmission range for cellular network (e.g., 4G, LTE, LTE-Adv) is several times larger than that required for connectivity (e.g., WiFi, WiGig).
  • cellular network e.g., 4G, LTE, LTE-Adv
  • connectivity e.g., WiFi, WiGig
  • the present design efficiently partitions high frequency components (e.g., 5G transceiver) and utilizes non-CMOS technologies (e.g., non-silicon substrates) for critical parts of a communication system (e.g., GaAs, GaN, Passives-on-Glass, etc.).
  • CMOS technologies e.g., non-silicon substrates
  • critical parts of a communication system e.g., GaAs, GaN, Passives-on-Glass, etc.
  • CMOS technologies e.g., non-silicon substrates
  • critical parts requiring high efficiencies and high quality factors can be fabricated on another technology (e.g., compound semiconductor materials, group III-V materials). These parts might be either on device level (e.g., transistors on GaN/GaAs) or on circuit level (e.g., III-V die integrating a power amplifier, a low noise amplifier, etc.).
  • the full communication system will be formed in a package-fabric or die-fab
  • the present design technology allows co-integrating dies and/or devices that are fabricated on different technologies and/or substrates on the same package for performance enhancement and relaxation of thermal requirements.
  • the package might include antenna units for communication with other wireless systems.
  • the present design is a 5G (5th generation mobile networks or 5th generation wireless systems) architecture having non-CMOS based transceiver building blocks (such as group III-V based devices or dies) that are co-integrated on the same package with low frequency circuits and integrated passive devices (IPDs) for performance enhancement and thermal requirements relaxation.
  • each component is assembled directly in the package.
  • the package may have antennas directly integrated onto it.
  • the 5G architecture operates at a high frequency (e.g., at least 20 GHz, at least 25 GHz, at least 28 GHz, at least 30 GHz, etc.) and may also have approximately 1-50 gigabits per second (Gbps) connections to end points.
  • the present design operates at lower frequencies (e.g., at least 4GHz, approximately 4GHz).
  • the present design includes a transceiver architecture employing beam steering capability for transmit chains with a single power amplifier and/or receive chains with a single low noise amplifier.
  • the beam forming capability of the present design enables the channeling of power towards specific receivers and also improves transmission range and data rate versus isotropic power radiation.
  • the implementation of phase shifters and power combiners on an integrated passive device or die (IPD) leads to cost reduction while minimizing tolerances associated with passives on organic package substrates.
  • the present design also includes a flexibility to combine different technologies on a single communication module.
  • FIG. 1 illustrates a communication module (e.g., a transceiver module) having multiple transceivers for beam forming in accordance with one implementation.
  • the transceiver module 100 includes a CMOS die 110 and a substrate 190 (e.g., package substrate) having antennas 191-194, ...N.
  • the antennas form one or more phased antenna arrays.
  • the CMOS die 110 includes communications circuitry or devices (e.g., at least one transceiver unit, complementary metal-oxide-semiconductor (CMOS) circuitry, CMOS circuitry having at least one baseband unit and at least one transceiver unit formed with a silicon based substrate) including an LO generator 112, a splitter 118, a power/combiner 118, a control unit 114, and transmit/receive chains 120, 160, 161, 162, ...N.
  • CMOS complementary metal-oxide-semiconductor
  • Each transmit/receive chain can be an independent transceiver and each transmit/receive chain can have a different phase set by the phase shifters.
  • the transmit/receive chain 120 includes switches 122 and 132, an up and down converter 124 (e.g., an up and down converter having at least one intermediate frequency amplifier and at least one mixer), phase shifters 128 and 136, a power amplifier 130 and a low noise amplifier 134.
  • the other transmit/receive chains include similar components in comparison to the transmit/receive chain 120.
  • the module 100 includes a mm wave phased array module. Multiple transmit/receive chains (e.g., transceivers) are needed for beam forming. Power combiners and splitters are integrated on the CMOS die 110. Each transmit/receive chain has a certain power consumption during a transmit mode and a certain power consumption during a receive mode.
  • the present design introduces power splitters and phase shifters at the output of a power amplifier having high output power (e.g., a power amplifier formed in a group III-V substrate or die).
  • the output signal from the power amplifier is initially split and then recombined through phase shifting to enable steerable beams.
  • FIG. 2 illustrates a communication module (e.g., transceiver module, microelectronic device) having a single transmit/receive chain for beam forming in accordance with one embodiment.
  • the communication module 200 includes a CMOS die 210, an IPD 250, and a substrate 290 (e.g., package substrate) having antennas 291-294... N.
  • the antennas form one or more phased antenna arrays.
  • the CMOS die 210 includes communications circuitry or devices (e.g., a transceiver unit, complementary metal-oxide-semiconductor (CMOS) circuitry, CMOS circuitry formed with a silicon based substrate) including a control unit 214 for generating control signals and a transmit/receive chain 220 (e.g., transceiver 220) for transmitting or receiving communication signals.
  • communications circuitry or devices e.g., a transceiver unit, complementary metal-oxide-semiconductor (CMOS) circuitry, CMOS circuitry formed with a silicon based substrate
  • CMOS complementary metal-oxide-semiconductor
  • the transmit/receive chain 220 includes switches 222 and 232 for switching between transmit and receive modes, an local-oscillator (LO) generator 212 to generate an output frequency, an up and down converter 228 (e.g., an up and down converter 228 having intermediate frequency (IF) amplifiers 224, 240, and 237, mixers 226 and 238) for shifting a frequency spectrum of signals, a power amplifier 230 for amplifying signals, and a low noise amplifier 234 for amplifying signals without adding noise or minimal added noise.
  • LO local-oscillator
  • the phase shifter die 250 includes a power combiner/splitter 252 (e.g., N: 1 signals, 1:N signals), phase shifters 253-256, ...N, and optionally includes switches that are either assembled or monolithically integrated to the phase shifter die.
  • the phase shifters receive control signals from control unit 214.
  • the module 200 includes a mm wave phased array module.
  • a single transmit/receive chain (e.g., transceiver) provides beam forming with reduced power consumption.
  • the switch 222 couples to IF amplifier 224 and the switch 232 couples to the power amplifier 230.
  • At least one data signal to be transmitted is sent from the switch 222 to the IF amplifier 224 which generates at least one output signal that is received by the mixer 226.
  • the mixer 226 shifts a frequency spectrum of the at least output signal and generates at least one output signal that is amplified by the power amplifier 230.
  • the at least one amplified signal is split by a power splitter 252 into signals to be sent to the phase shifters 252- 256, ...N.
  • amplifiers may be added after the splitter 252 if necessary to amplify signals to be sent to the phase shifters 252-256.
  • the phase shifters 253-256...N shift a phase of received signals and generate phase shifted signals 263-266, ...N respectively.
  • the phase shifted signals 263-266, ...N are used to define an electromagnetic beam that emanates from antennas 291-294, ...N.
  • the splitter operates as a power combiner upon receiving signals via the phase shifters and antennas.
  • the received signals are combined and sent to the switch 232 which couples to the low noise amplifier 234 for amplification.
  • An output signal of the low noise amplifier is sent to the mixer 238 which can shift a frequency spectrum and then output this output signal to the IF amplifier 240.
  • the IF amplifier 240 then generates an output receive signal to be the output by the receive chain220 of the transceiver.
  • the additional switches and combiners may be added as desired for transmitting and receiving simultaneously.
  • the low noise amplifier 234 and power amplifier 230 compensate for an insertion loss (e.g., approximately 2 db) of the power combiner/splitter 252.
  • FIG. 3 illustrates a communication module (e.g., transceiver module, microelectronic device) having a single transceiver for beam forming in accordance with one embodiment.
  • the communication module 300 e.g., a transceiver module 300
  • the communication module 300 includes a silicon based die 310 and an amplifier die 342 formed with compound semiconductor materials (e.g., group III-V materials, GaN, GaAs, etc.) in a separate die or substrate or integrated with the die 310.
  • the module 300 also includes a phase shifter die 350 and a substrate 390 (e.g., package substrate) having antennas 391-394, ...N.
  • the antennas form one or more phased antenna arrays.
  • the die 310 includes communications circuitry or devices (e.g., a transceiver unit, complementary metal-oxide-semiconductor (CMOS) circuitry, CMOS circuitry formed with a silicon based substrate, CMOS circuitry formed with silicon substrate) including a control unit 314 for generating control signals and a first portion of a transmit/receive chain 320 (e.g., transceiver 320) for transmitting or receiving communication signals.
  • CMOS complementary metal-oxide-semiconductor
  • the first portion of the transmit/receive chain 320 includes a switch 322 for switching between transmit and receive modes, an LO generator 312 to generate an output frequency, an up and down converter 328 (e.g., an up and down converter 328 having intermediate frequency (IF) amplifiers 324, 340, and 337, mixers 326 and 338) for shifting a frequency spectrum of signals.
  • a second portion of the transmit/receive chain 320 is formed in the die 342 (e.g., compound semiconductor die, GaN die) that includes a power amplifier 330 for amplifying signals, a low noise amplifier 337 for amplifying signals without adding noise or with adding minimal noise, and a switch 332 for switching between transmit and receive modes.
  • the phase shifter die 350 includes a power combiner/splitter 352 (e.g., N:l signals, 1:N signals) and phase shifters 353-356, ...N and optionally includes switches.
  • the phase shifters receive control signals from control unit 314 for control of the phase shifters including phase shift for each phase shifter.
  • the module 300 includes a mm wave phased array module.
  • a single transmit/receive chain (e.g., transceiver) provides beam forming with reduced power consumption.
  • the switch 322 couples to IF amplifier 324 and the switch 332 couples to the power amplifier 330.
  • At least one data signal to be transmitted is sent from the switch 322 to the IF amplifier 324 which generates at least one output signal that is received by the mixer 326.
  • the mixer 326 shifts a frequency spectrum of the at least output signal and generates at least one output signal that is amplified by the power amplifier 330.
  • the at least one amplified signal is split by a power splitter 352 into signals to be sent to the phase shifters 353- 356, ...N.
  • the phase shifters 353-356...N shift a phase of received signals and generate phase shifted signals 363-366, ...N respectively.
  • the phase shifted signals 363-366, ...N are used to define an electromagnetic beam that emanates from antennas 391-394, ...N.
  • the splitter operates as a power combiner upon receiving signals via the phase shifters and antennas.
  • the received signals are combined and sent to the switch 332 which couples to the low noise amplifier 334 for amplification.
  • An output signal of the low noise amplifier is sent to the mixer 338 which can shift a frequency spectrum and then output this output signal to the IF amplifier 340.
  • the IF amplifier 340 then generates an output receive signal to be output by the receiver chain 320 of the transceiver.
  • FIG. 4 illustrates a communication module (e.g., transceiver module) having a single transceiver for beam forming in accordance with another embodiment.
  • the communication module 400 (e.g., a transceiver module 400) includes a silicon based die 410 and an amplifier die 440 formed with compound semiconductor (e.g., group III-V materials, GaN, GaAs, etc.) in a separate die or substrate or integrated with the die 410.
  • the module 400 includes similar components in comparison to the module 300 except that the phase shifters have been moved to the transmit/receive chain.
  • the module 400 also includes an IPD 450 and a substrate 490 (e.g., package substrate) having antennas 491-494, ...N.
  • the antennas form one or more phased antenna arrays.
  • the die 410 includes communications circuitry or devices (e.g., a transceiver unit, complementary metal-oxide- semiconductor (CMOS) circuitry, CMOS circuitry formed with a silicon based substrate, CMOS circuitry formed with silicon substrate) including a control unit 414 for generating control signals and a first portion of a transmit/receive chain 420 (e.g., transceiver 420) for transmitting or receiving communication signals.
  • CMOS complementary metal-oxide- semiconductor
  • the first portion of the transmit/receive chain 420 includes a switch 422 for switching between transmit and receive modes, an LO generator 412 to generate an output frequency, up and down converters 428 and 429 (e.g., up and down converters having intermediate frequency (IF) amplifiers 424, 440, and 437, mixers 426 and 438) for shifting a frequency spectrum of signals and optionally phase shifters 453 and 454 for shifting phases of the signals received by the phase shifters.
  • the phase shifters receive control signals from control unit 414.
  • phase shifters can be located on the die 442.
  • the phase shifters are located on a separate die.
  • a second portion of the transmit/receive chain 420 is formed in the die 442 (e.g., compound semiconductor die, GaN die) that includes a power amplifier 430 for amplifying signals, a low noise amplifier 437 for amplifying signals without adding noise or with minimal added noise, a switch 432 for switching between transmit and receive modes, and optionally phase shifters 453 and 454 for shifting phases of the signals received by the phase shifters.
  • the IPD 450 includes a power combiner/splitter 452 (e.g., N:l signals, 1:N signals) and and optionally includes switches.
  • the module 400 includes a mm wave phased array module.
  • a single transmit/receive chain e.g., transceiver
  • the switch 422 couples to IF amplifier 424 and the switch 432 couples to the power amplifier 430.
  • At least one data signal to be transmitted is sent from the switch 422 to the IF amplifier 424 which generates at least one output signal that is received by the mixer 426.
  • the mixer 426 shifts a frequency spectrum of the at least one output signal and generates at least one output signal that is shifted in phase by phase shifters and then amplified by the power amplifier 430.
  • the at least one amplified signal is split by a power splitter 452 into signals to be amplified by N different amplifiers and then sent to the antennas 491-494, ...N.
  • the splitter operates as a power combiner upon receiving signals from the antennas.
  • the received signals are combined and sent to the switch 432 which couples to the low noise amplifier 434 for amplification.
  • An output signal of the low noise amplifier is then phase shifted by the phase shifters and then sent to the mixer 438 which can shift a frequency spectrum and then output this output signal to the IF amplifier 440.
  • the IF amplifier 440 then generates an output receive signal to be output by the transceiver 420.
  • FIG. 5 illustrates co-integrating different components in a microelectronic device (e.g., a communication module) having a substrate with an integrated antenna unit and transceiver components coupled to substrate (e.g., package substrate) in accordance with one embodiment.
  • the microelectronic device 500 includes a substrate 550 (e.g., package substrate 550) having an integrated antenna unit 592, a CMOS die 520 (e.g., CMOS circuitry, CMOS driver circuitry, etc.) and an IPD 530 that includes similar components in comparison to the IPDs 252, 352, and 452.
  • the IPD 530 includes a power combiner/splitter, phase shifters, and optionally switches.
  • the device 500 also includes amplifier circuitry 540 that includes different types of amplifiers (e.g., power amplifiers, low noise amplifiers, etc.) formed with group III-V materials in a substrate or die (e.g., GaN die or substrate, etc.).
  • the die 520, IPD 530, and amplifier circuitry 540 are coupled or attached (e.g., wire bonding, flip-chipping, embedded, etc.) on the package substrate to form at least one transceiver module or unit.
  • the substrate 550 includes conductive layers 593-597 and additional conductive layers. In one example, the conductive layers 593-597 form one or more phased antenna arrays and an additional conductive layers (not shown) can be a ground plane and routing layers.
  • the at least one die 520 includes communications circuitry or devices (e.g., complementary metal-oxide-semiconductor (CMOS) circuitry, transceiver 220, transceiver 320, transceiver 420, CMOS circuitry having at least one baseband unit and at least one transceiver unit formed with a silicon based substrate, CMOS die, devices formed with compound semiconductor materials, group III-V materials, gallium arsenide (GaAs), gallium nitride (GaN), IF amplifiers, low noise amplifiers, power amplifiers, switches, mixers, etc.).
  • the package substrate 550 may also embed potential passives for the die 520 (or other structures, e.g., for shielding).
  • the substrate 550, die 520, and amplifier circuitry 540 can have different thicknesses, lengths, and width dimensions in comparison to the thicknesses, lengths, and width dimensions illustrated in Figure 5 .
  • the die 520, IPD 530, and amplifier circuitry 540 can be attached to the package substrate 550 using solder balls or bumps or can be embedded within the substrate 550 using solder balls or bumps. In some embodiments connectors or pins may be used to connect electrically these components. Similarly metal to metal bumps may be used in place of solder bumps.
  • the package may have a second level interconnect (SLI) to couple the signals between the package and the platform board.
  • SLI second level interconnect
  • Antenna signals routing through the package substrate 550 can have a shortest available routing distance.
  • the package substrate 550 may include IPDs and can communicate signals at a high data rate (e.g., at least 1 Gb/second, etc.).
  • components of the substrate 550 which primarily dominate a packaging area are partitioned in a separate lower cost and lower circuit density substrate 550 in comparison to the die 520, which may have high density interconnect (HDI) and impedance controlled interconnect.
  • the substrate 550 may be formed with low temperature co-fired ceramic materials, liquid crystal polymers, organic materials, glass, undoped silicon, etc.
  • the substrate 550 can be designed without HDI PCB technologies to save cost. In this manner, an area of the die 520 without antenna components is reduced to reduce cost in comparison to a planar structure that includes antenna components.
  • the die 520 may be formed with any materials (e.g., organic materials, laminate substrates, materials for formation of CPUs, etc) that are designed for high frequency designs having desirable high frequency characteristics (e.g., substrate loss, dielectric constant).
  • the die 520 may include complementary metal-oxide-semiconductor (CMOS) circuitry (e.g., CMOS circuitry having at least one baseband unit and at least one transceiver unit formed with a silicon based substrate, CMOS die) or devices formed with compound semiconductor materials (e.g., group III-V materials, gallium arsenide (GaAs), gallium nitride (GaN), compound semiconductor die, etc.).
  • CMOS complementary metal-oxide-semiconductor
  • any of the devices or components can be coupled to each other.
  • FIG. 6 illustrates co-integrating different components in a microelectronic device (e.g., a communication module) having a substrate with an integrated antenna unit and transceiver components coupled to substrate (e.g., package substrate) in accordance with one embodiment.
  • the microelectronic device 600 includes a substrate 650 (e.g., package substrate 650) having an integrated antenna unit 692, a CMOS die 620 (e.g., CMOS circuitry, CMOS driver circuitry, etc.) and an IPD 630 that includes similar components in comparison to the IPDs 252, 352, and 452.
  • the IPD 630 includes a power combiner/splitter, phase shifters, and optionally switches.
  • the device 600 also includes amplifier circuitry 640 that includes different types of amplifiers (e.g., power amplifiers, low noise amplifiers, etc.) formed with group III-V materials in a substrate or die (e.g., GaN die or substrate, etc.).
  • the die 620 and amplifier circuitry 640 are coupled or attached (e.g., wire bonding, flip-chipping, embedded, etc.) on the IPD 630 which is then coupled or attached to the package substrate to form at least one transceiver module or unit.
  • the substrate 650 includes conductive layers 693-697 and additional conductive layers. In one example, the conductive layers 693-697 form one or more phased antenna arrays and additional conductive layers (not shown) can be a ground plane and routing layers.
  • the at least one die 620 includes communications circuitry or devices (e.g., complementary metal- oxide-semiconductor (CMOS) circuitry, transceiver 220, transceiver 320, transceiver 420, CMOS circuitry having at least one baseband unit and at least one transceiver unit formed with a silicon based substrate, CMOS die, devices formed with compound semiconductor materials, group III-V materials, gallium arsenide (GaAs), gallium nitride (GaN), IF amplifiers, low noise amplifiers, power amplifiers, switches, mixers, etc.).
  • the package substrate 650 may also embed potential passives for the die 620 (or other structures, e.g., for shielding).
  • the substrate 650, die 620, and amplifier circuitry 640 can have different thicknesses, lengths, and width dimensions in comparison to the thicknesses, lengths, and width dimensions illustrated in Figure 5 .
  • the IPD 630 can be attached to the package substrate 650 using solder balls or bumps 610-612 or can be embedded within the substrate 650 using solder balls or bumps. In some embodiments connectors or pins may be used to connect electrically these components. Similarly metal to metal bumps may be used in place of solder bumps.
  • Antenna signals routing through the package substrate 650 can have a shortest available routing distance.
  • the package substrate 650 may include IPDs and can communicate signals at a high data rate (e.g., at least 1 Gb/second, etc.).
  • components of the substrate 650 which primarily dominate a packaging area are partitioned in a separate lower cost and lower circuit density substrate 650 in comparison to the die 620, which may have high density interconnect (HDI) and impedance controlled interconnect.
  • the substrate 650 may be formed with low temperature co-fired ceramic materials, liquid crystal polymers, organic materials, glass, undoped silicon, etc.
  • the substrate 650 can be designed without HDI PCB technologies to save cost. In this manner, an area of the die 620 without antenna components is reduced to reduce cost in comparison to a planar structure that includes antenna components.
  • the die 620 may be formed with any materials (e.g., organic materials, laminate substrates, materials for formation of CPUs, etc) that are designed for high frequency designs having desirable high frequency characteristics (e.g., substrate loss, dielectric constant).
  • any of the devices or components can be coupled to each other.
  • FIG. 7 illustrates co-integrating different components in a microelectronic device (e.g., a communication module) having a substrate with an integrated antenna unit and transceiver components coupled to substrate (e.g., package substrate) in accordance with one embodiment.
  • the microelectronic device 700 includes a substrate 750 (e.g., package substrate 750) having an integrated antenna unit 792, a CMOS die 720 (e.g., CMOS circuitry, CMOS driver circuitry, etc.) and an IPD 730 that includes similar components in comparison to the IPDs 252, 352, and 452.
  • the IPD 730 includes a power combiner/splitter, phase shifters, and optionally switches.
  • the device 700 also includes amplifier circuitry 740 that includes different types of amplifiers (e.g., power amplifiers, low noise amplifiers, etc.) formed with group III-V materials in a substrate or die (e.g., GaN die or substrate, etc.).
  • the die 720, IPD 730, and amplifier circuitry 740 are coupled or attached (e.g., wire bonding, flip-chipping, embedded, etc.) on the package substrate to form at least one transceiver module or unit.
  • the substrate 750 includes conductive layers 793-797 and additional conductive layers. In one example, the conductive layers 793-797 form one or more phased antenna arrays and additional conductive layer (not shown) can be a ground plane and routing layers.
  • the at least one die 720 includes communications circuitry or devices (e.g., complementary metal-oxide-semiconductor (CMOS) circuitry, transceiver 220, transceiver 320, transceiver 420, CMOS circuitry having at least one baseband unit and at least one transceiver unit formed with a silicon based substrate, CMOS die, devices formed with compound semiconductor materials, group III-V materials, gallium arsenide (GaAs), gallium nitride (GaN), IF amplifiers, low noise amplifiers, power amplifiers, switches, mixers, etc.).
  • the package substrate 750 may also embed potential passives for the die 720 (or other structures, e.g., for shielding).
  • the substrate 750, die 720, and amplifier circuitry 740 can have different thicknesses, lengths, and width dimensions in comparison to the thicknesses, lengths, and width dimensions illustrated in Figure 5 .
  • the die 720, IPD 730, and amplifier circuitry 740 can be attached to each other or to the package substrate 750 using solder balls or bumps or can be embedded within the substrate 750 using solder balls or bumps.
  • the IPD 730 is attached to the substrate 750 using solder balls or bumps 701-709. In some embodiments connectors or pins may be used to connect electrically these components. Similarly metal to metal bumps may be used in place of solder bumps.
  • the IPD 730 may include thru die or substrate connections 710- 715 for routing signals from the die 720 and amplifier circuitry 740 to the substrate 750.
  • Antenna signals routing through the package substrate 750 can have a shortest available routing distance.
  • the package substrate 750 may include IPDs and can communicate signals at a high data rate (e.g., at least 1 Gb/second, etc.).
  • any of the devices or components can be coupled to each other.
  • the die may include a processor, memory, communications circuitry and the like. Though a single die is illustrated, there may be none, one or several dies included in the same region of the wafer.
  • the microelectronic device may be a crystalline substrate formed using a bulk silicon or a silicon-on-insulator substructure.
  • the microelectronics device may be formed using alternate materials, which may or may not be combined with silicon, that include but are not limited to germanium, indium antimonide, lead telluride, indium arsenide, indium phosphide, gallium arsenide, indium gallium arsenide, gallium antimonide, or other combinations of group III-V or group IV materials.
  • germanium, indium antimonide, lead telluride, indium arsenide, indium phosphide, gallium arsenide, indium gallium arsenide, gallium antimonide, or other combinations of group III-V or group IV materials Although a few examples of materials from which the substrate may be formed are described here, any material that may serve as a foundation upon which a semiconductor device may be built falls within the scope of embodiments of the present invention.
  • FIG. 8 illustrates a computing device 900 in accordance with one embodiment of the invention.
  • the computing device 900 houses a board 902.
  • the board 902 may include a number of components, including but not limited to at least one processor 904 and at least one communication chip 906.
  • the at least one processor 904 is physically and electrically coupled to the board 902.
  • the at least one communication chip 906 is also physically and electrically coupled to the board 902.
  • the communication chip 906 is part of the processor 904.
  • the communication chip 906 e.g., communication module 100, communication module 200, communication module 300, communication module 400, microelectronic device 500, microelectronic device 600, microelectronic device 700, etc.
  • the communication chip 906 includes an antenna unit 920.
  • computing device 900 may include other components that may or may not be physically and electrically coupled to the board 902. These other components include, but are not limited to, volatile memory (e.g., DRAM 910, 911), non-volatile memory (e.g., ROM 912), flash memory, a graphics processor 916, a digital signal processor, a crypto processor, a chipset 914, an antenna unit 920, a display, a touchscreen display 930, a touchscreen controller 922, a battery 932, an audio codec, a video codec, a power amplifier 915, a global positioning system (GPS) device 926, a compass 924, a gyroscope, a speaker, a camera 950, and a mass storage device (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth).
  • volatile memory e.g., DRAM 910, 911
  • non-volatile memory e.g., ROM 912
  • flash memory e.
  • the communication chip 906 enables wireless communications for the transfer of data to and from the computing device 900.
  • wireless and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non- solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not.
  • the communication chip 906 may implement any of a number of wireless standards or protocols, including but not limited to Wi-Fi (IEEE 802.11 family), WiMAX (IEEE 802.16 family), WiGig, IEEE 802.20, long term evolution (LTE), Ev-DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond.
  • the computing device 900 may include a plurality of communication chips 906.
  • a first communication chip 906 may be dedicated to shorter range wireless communications such as Wi-Fi, WiGig, and Bluetooth and a second communication chip 906 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, 5G, and others.
  • the at least one processor 904 of the computing device 900 includes an integrated circuit die packaged within the at least one processor 904.
  • the integrated circuit die of the processor includes one or more devices, such as microelectronic devices (e.g., microelectronic device 100, 200, 300, 400, 500, 600, 700, etc.) in accordance with implementations of embodiments of the invention.
  • microelectronic devices e.g., microelectronic device 100, 200, 300, 400, 500, 600, 700, etc.
  • the term "processor” may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory.
  • the communication chip 906 also includes an integrated circuit die packaged within the communication chip 906.
  • the integrated circuit die of the communication chip includes one or more communication modules or microelectronic devices (e.g., 100, 200, 300, 400, 500, 600, 700, etc.).

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Variable-Direction Aerials And Aerial Arrays (AREA)
  • Semiconductor Integrated Circuits (AREA)

Description

    FIELD OF THE INVENTION
  • Embodiments of the present invention relate generally to communication modules and computing devices.
  • BACKGROUND OF THE INVENTION
  • Future wireless products are targeting operation frequencies much higher than the lower GHz range utilized presently. For instance 5G (5th generation mobile networks or 5th generation wireless systems) communications is expected to operate at a frequency greater than or equal to 15 GHz. Moreover, the current WiGig (Wireless Gigabit Alliance) products operate at 60 GHz. Other applications including automotive radar and medical imaging, utilize wireless communication technologies in the millimeter wave frequencies (e.g., 30 GHz - 300 GHz). Other applications including automotive radar and medical imaging, utilize wireless communication technologies in the millimeter wave frequencies (e.g., 30 GHz - 300 GHz). US 2013/0314280A1 relates to multiple transmit antenna beam formers of an integrated circuit. The document discloses that transmit beam former elements and receive beam former elements may be formed on an integrated circuit chip. US 2013/0113657A1 discloses a phased array receiver having beam-forming capability. The document discloses that the phased army transmitter is formed completely or partially on one or more integrated circuit chips/substrate. The document further discloses that the phased array receiver can be found completely or partially on one or more integrated circuit chips/substrates, and that to achieve even smaller receiver footprint, the antennas may be located on the same die, or in the same package as the receiver. US 2014/0210668A1 discloses a phased-array antenna module and beam steering method of operation. The document shows a transceiver die. The radio frequency integrated circuit die consists of phased-array processing blocks which includes phase-shifters, combiners, splitters, gain equalizers, buffer amplifiers, digital signal control and interface circuit. US 2014/0210667A1 discloses a phased array antenna module comprising a number of front end modules. Each frontend module contains a certain number of embedded antenna elements, GaAs frontend dies, and CMOS phased-array processing dies. US 2015/0288438A1 relates to a radio frequency modular antenna array and baseband beam forming.
  • SUMMARY
  • The various embodiments of the invention are set out in the appended set of claims.
  • BRIEF DESCRIPTION OF THE DRAWINGS
    • Figure 1 illustrates a communication module having multiple transmit/receive (Tx/Rx) chains in accordance with one embodiment not forming part of the invention.
    • Figure 2 illustrates a communication module (e.g., transceiver module) having a single transmit/receive chain for beam forming in accordance with one embodiment not forming part of the invention.
    • Figure 3 illustrates a communication module having a single transmit/receive chain in accordance with one embodiment forming part of the invention.
    • Figure 4 illustrates a communication module having a single transmit/receive chain in accordance with another embodiment forming part of the invention.
    • Figure 5 illustrates co-integrating different components in a microelectronic device (e.g., a package fabric architecture) having a substrate with an integrated antenna unit and a transceiver component coupled to the substrate in accordance with one embodiment.
    • Figure 6 illustrates co-integrating different components in a microelectronic device (e.g., a communication module) having a substrate with an integrated antenna unit and transceiver components coupled to substrate (e.g., package substrate) in accordance with one embodiment.
    • Figure 7 illustrates co-integrating different components in a microelectronic device (e.g., a communication module) having a substrate with an integrated antenna unit and transceiver components coupled to substrate (e.g., package substrate) in accordance with one embodiment.
    • Figure 8 illustrates a computing device 900 in accordance with one embodiment.
    DETAILED DESCRIPTION OF THE INVENTION
  • Described herein are microelectronic devices that are designed with high frequency communication devices having steerable beamforming capability. In the following description, various aspects of the illustrative implementations will be described using terms commonly employed by those skilled in the art to convey the substance of their work to others skilled in the art. For purposes of explanation, specific numbers, materials and configurations are set forth in order to provide a thorough understanding of the illustrative implementations. In other instances, well-known features are omitted or simplified in order to not obscure the illustrative implementations.
  • Various operations will be described as multiple discrete operations, in turn, in a manner that is most helpful in understanding the present invention, however, the order of description should not be construed to imply that these operations are necessarily order dependent. In particular, these operations need not be performed in the order of presentation.
  • For high frequency (e.g., 5G, WiGig) wireless applications of millimeter (e.g., 1-10 mm, any mm wave) wave communication systems, the designed RF circuits (e.g., low-noise amplifiers, mixers, power amplifiers, etc.) are in need of high quality passive matching networks, in order to accommodate the transmission of pre-defined frequency bands where the communication takes place as well as in need of high efficiency power amplifiers, and low loss, power combiners/switches, etc. CMOS technology for greater than 15 GHz operation can be utilized, but with decreased power amplifier efficiencies and with low quality passives, mainly due to the typically lossy silicon substrate employed. This results not only in a lower system performance, but also in increased thermal requirements due to the excess heat generated. In one example, the high thermal dissipation is due to the fact that multiple power amplifiers have to be utilized in a phased array arrangement to achieve the desired output power and transmission range. This will be even more stringent on 5G systems as the typical transmission range for cellular network (e.g., 4G, LTE, LTE-Adv) is several times larger than that required for connectivity (e.g., WiFi, WiGig).
  • The present design efficiently partitions high frequency components (e.g., 5G transceiver) and utilizes non-CMOS technologies (e.g., non-silicon substrates) for critical parts of a communication system (e.g., GaAs, GaN, Passives-on-Glass, etc.). With an optimal system partitioning, critical parts requiring high efficiencies and high quality factors can be fabricated on another technology (e.g., compound semiconductor materials, group III-V materials). These parts might be either on device level (e.g., transistors on GaN/GaAs) or on circuit level (e.g., III-V die integrating a power amplifier, a low noise amplifier, etc.). The full communication system will be formed in a package-fabric or die-fabric manner, as discussed in embodiments of this invention.
  • The present design technology allows co-integrating dies and/or devices that are fabricated on different technologies and/or substrates on the same package for performance enhancement and relaxation of thermal requirements. The package might include antenna units for communication with other wireless systems.
  • In one embodiment, the present design is a 5G (5th generation mobile networks or 5th generation wireless systems) architecture having non-CMOS based transceiver building blocks (such as group III-V based devices or dies) that are co-integrated on the same package with low frequency circuits and integrated passive devices (IPDs) for performance enhancement and thermal requirements relaxation. In this arrangement, each component is assembled directly in the package. The package may have antennas directly integrated onto it. The 5G architecture operates at a high frequency (e.g., at least 20 GHz, at least 25 GHz, at least 28 GHz, at least 30 GHz, etc.) and may also have approximately 1-50 gigabits per second (Gbps) connections to end points. In another example, the present design operates at lower frequencies (e.g., at least 4GHz, approximately 4GHz).
  • For both mobile and base station units operating in a 5G architecture, beam forming is critical. In the base station, multiple beams have to be generated simultaneously to cover different spaces and users. For a mobile unit, adding beam forming can improve both data rate and transmission range as well as enable wider communication angles between base station and mobile unit. For 5G wireless communication modules that utilize group III-V circuitry (e.g., GaN amplifiers), the output power is projected to be large enough to support most short and medium range transmissions using an isotropic antenna. However, an optimal power utilization will likely not be achieved with omnidirectional or isotropic signal propagation. The present design includes a transceiver architecture employing beam steering capability for transmit chains with a single power amplifier and/or receive chains with a single low noise amplifier. The use of a power amplifier, which is formed on a group III-V substrate or die, having a high output power reduces overall power losses within the architecture and improves efficiency in comparison to beam forming implemented with CMOS devices. The beam forming capability of the present design enables the channeling of power towards specific receivers and also improves transmission range and data rate versus isotropic power radiation. In one example, the implementation of phase shifters and power combiners on an integrated passive device or die (IPD) leads to cost reduction while minimizing tolerances associated with passives on organic package substrates. Passive components (e.g., inductors, capacitors, etc.) integrated on an IPD have a lower cost in comparison to integrating passive components on group III-V substrates or dies. The present design also includes a flexibility to combine different technologies on a single communication module.
  • Figure 1 illustrates a communication module (e.g., a transceiver module) having multiple transceivers for beam forming in accordance with one implementation. The transceiver module 100 includes a CMOS die 110 and a substrate 190 (e.g., package substrate) having antennas 191-194, ...N. The antennas form one or more phased antenna arrays. The CMOS die 110 includes communications circuitry or devices (e.g., at least one transceiver unit, complementary metal-oxide-semiconductor (CMOS) circuitry, CMOS circuitry having at least one baseband unit and at least one transceiver unit formed with a silicon based substrate) including an LO generator 112, a splitter 118, a power/combiner 118, a control unit 114, and transmit/receive chains 120, 160, 161, 162, ...N. Each transmit/receive chain can be an independent transceiver and each transmit/receive chain can have a different phase set by the phase shifters. The transmit/receive chain 120 includes switches 122 and 132, an up and down converter 124 (e.g., an up and down converter having at least one intermediate frequency amplifier and at least one mixer), phase shifters 128 and 136, a power amplifier 130 and a low noise amplifier 134. The other transmit/receive chains include similar components in comparison to the transmit/receive chain 120. The module 100 includes a mm wave phased array module. Multiple transmit/receive chains (e.g., transceivers) are needed for beam forming. Power combiners and splitters are integrated on the CMOS die 110. Each transmit/receive chain has a certain power consumption during a transmit mode and a certain power consumption during a receive mode.
  • In one example, the present design introduces power splitters and phase shifters at the output of a power amplifier having high output power (e.g., a power amplifier formed in a group III-V substrate or die). The output signal from the power amplifier is initially split and then recombined through phase shifting to enable steerable beams.
  • Figure 2 illustrates a communication module (e.g., transceiver module, microelectronic device) having a single transmit/receive chain for beam forming in accordance with one embodiment. The communication module 200 includes a CMOS die 210, an IPD 250, and a substrate 290 (e.g., package substrate) having antennas 291-294... N. The antennas form one or more phased antenna arrays. The CMOS die 210 includes communications circuitry or devices (e.g., a transceiver unit, complementary metal-oxide-semiconductor (CMOS) circuitry, CMOS circuitry formed with a silicon based substrate) including a control unit 214 for generating control signals and a transmit/receive chain 220 (e.g., transceiver 220) for transmitting or receiving communication signals. The transmit/receive chain 220 includes switches 222 and 232 for switching between transmit and receive modes, an local-oscillator (LO) generator 212 to generate an output frequency, an up and down converter 228 (e.g., an up and down converter 228 having intermediate frequency (IF) amplifiers 224, 240, and 237, mixers 226 and 238) for shifting a frequency spectrum of signals, a power amplifier 230 for amplifying signals, and a low noise amplifier 234 for amplifying signals without adding noise or minimal added noise.
  • The phase shifter die 250 includes a power combiner/splitter 252 (e.g., N: 1 signals, 1:N signals), phase shifters 253-256, ...N, and optionally includes switches that are either assembled or monolithically integrated to the phase shifter die. The phase shifters receive control signals from control unit 214. The module 200 includes a mm wave phased array module. A single transmit/receive chain (e.g., transceiver) provides beam forming with reduced power consumption.
  • During a transmit mode, the switch 222 couples to IF amplifier 224 and the switch 232 couples to the power amplifier 230. At least one data signal to be transmitted is sent from the switch 222 to the IF amplifier 224 which generates at least one output signal that is received by the mixer 226. The mixer 226 shifts a frequency spectrum of the at least output signal and generates at least one output signal that is amplified by the power amplifier 230. The at least one amplified signal is split by a power splitter 252 into signals to be sent to the phase shifters 252- 256, ...N. Optionally, amplifiers may be added after the splitter 252 if necessary to amplify signals to be sent to the phase shifters 252-256. The phase shifters 253-256...N shift a phase of received signals and generate phase shifted signals 263-266, ...N respectively. The phase shifted signals 263-266, ...N are used to define an electromagnetic beam that emanates from antennas 291-294, ...N. During a receive mode, the splitter operates as a power combiner upon receiving signals via the phase shifters and antennas. The received signals are combined and sent to the switch 232 which couples to the low noise amplifier 234 for amplification. An output signal of the low noise amplifier is sent to the mixer 238 which can shift a frequency spectrum and then output this output signal to the IF amplifier 240. The IF amplifier 240 then generates an output receive signal to be the output by the receive chain220 of the transceiver.
  • In one example, the additional switches and combiners may be added as desired for transmitting and receiving simultaneously.
  • In another example, the low noise amplifier 234 and power amplifier 230 compensate for an insertion loss (e.g., approximately 2 db) of the power combiner/splitter 252.
  • Figure 3 illustrates a communication module (e.g., transceiver module, microelectronic device) having a single transceiver for beam forming in accordance with one embodiment. The communication module 300 (e.g., a transceiver module 300) includes a silicon based die 310 and an amplifier die 342 formed with compound semiconductor materials (e.g., group III-V materials, GaN, GaAs, etc.) in a separate die or substrate or integrated with the die 310. The module 300 also includes a phase shifter die 350 and a substrate 390 (e.g., package substrate) having antennas 391-394, ...N. The antennas form one or more phased antenna arrays. The die 310 includes communications circuitry or devices (e.g., a transceiver unit, complementary metal-oxide-semiconductor (CMOS) circuitry, CMOS circuitry formed with a silicon based substrate, CMOS circuitry formed with silicon substrate) including a control unit 314 for generating control signals and a first portion of a transmit/receive chain 320 (e.g., transceiver 320) for transmitting or receiving communication signals. The first portion of the transmit/receive chain 320 includes a switch 322 for switching between transmit and receive modes, an LO generator 312 to generate an output frequency, an up and down converter 328 (e.g., an up and down converter 328 having intermediate frequency (IF) amplifiers 324, 340, and 337, mixers 326 and 338) for shifting a frequency spectrum of signals. A second portion of the transmit/receive chain 320 is formed in the die 342 (e.g., compound semiconductor die, GaN die) that includes a power amplifier 330 for amplifying signals, a low noise amplifier 337 for amplifying signals without adding noise or with adding minimal noise, and a switch 332 for switching between transmit and receive modes.
  • The phase shifter die 350 includes a power combiner/splitter 352 (e.g., N:l signals, 1:N signals) and phase shifters 353-356, ...N and optionally includes switches. The phase shifters receive control signals from control unit 314 for control of the phase shifters including phase shift for each phase shifter. The module 300 includes a mm wave phased array module. A single transmit/receive chain (e.g., transceiver) provides beam forming with reduced power consumption.
  • During a transmit mode, the switch 322 couples to IF amplifier 324 and the switch 332 couples to the power amplifier 330. At least one data signal to be transmitted is sent from the switch 322 to the IF amplifier 324 which generates at least one output signal that is received by the mixer 326. The mixer 326 shifts a frequency spectrum of the at least output signal and generates at least one output signal that is amplified by the power amplifier 330. The at least one amplified signal is split by a power splitter 352 into signals to be sent to the phase shifters 353- 356, ...N. The phase shifters 353-356...N shift a phase of received signals and generate phase shifted signals 363-366, ...N respectively. The phase shifted signals 363-366, ...N are used to define an electromagnetic beam that emanates from antennas 391-394, ...N.
  • During a receive mode, the splitter operates as a power combiner upon receiving signals via the phase shifters and antennas. The received signals are combined and sent to the switch 332 which couples to the low noise amplifier 334 for amplification. An output signal of the low noise amplifier is sent to the mixer 338 which can shift a frequency spectrum and then output this output signal to the IF amplifier 340. The IF amplifier 340 then generates an output receive signal to be output by the receiver chain 320 of the transceiver.
  • Figure 4 illustrates a communication module (e.g., transceiver module) having a single transceiver for beam forming in accordance with another embodiment. The communication module 400 (e.g., a transceiver module 400) includes a silicon based die 410 and an amplifier die 440 formed with compound semiconductor (e.g., group III-V materials, GaN, GaAs, etc.) in a separate die or substrate or integrated with the die 410. The module 400 includes similar components in comparison to the module 300 except that the phase shifters have been moved to the transmit/receive chain. The module 400 also includes an IPD 450 and a substrate 490 (e.g., package substrate) having antennas 491-494, ...N. The antennas form one or more phased antenna arrays. The die 410 includes communications circuitry or devices (e.g., a transceiver unit, complementary metal-oxide- semiconductor (CMOS) circuitry, CMOS circuitry formed with a silicon based substrate, CMOS circuitry formed with silicon substrate) including a control unit 414 for generating control signals and a first portion of a transmit/receive chain 420 (e.g., transceiver 420) for transmitting or receiving communication signals. The first portion of the transmit/receive chain 420 includes a switch 422 for switching between transmit and receive modes, an LO generator 412 to generate an output frequency, up and down converters 428 and 429 (e.g., up and down converters having intermediate frequency (IF) amplifiers 424, 440, and 437, mixers 426 and 438) for shifting a frequency spectrum of signals and optionally phase shifters 453 and 454 for shifting phases of the signals received by the phase shifters. The phase shifters receive control signals from control unit 414.
  • Alternatively, the phase shifters can be located on the die 442. In an another embodiment, the phase shifters are located on a separate die. A second portion of the transmit/receive chain 420 is formed in the die 442 (e.g., compound semiconductor die, GaN die) that includes a power amplifier 430 for amplifying signals, a low noise amplifier 437 for amplifying signals without adding noise or with minimal added noise, a switch 432 for switching between transmit and receive modes, and optionally phase shifters 453 and 454 for shifting phases of the signals received by the phase shifters.
  • The IPD 450 includes a power combiner/splitter 452 (e.g., N:l signals, 1:N signals) and and optionally includes switches. The module 400 includes a mm wave phased array module. A single transmit/receive chain (e.g., transceiver) provides beam forming with reduced power consumption.
  • During a transmit mode, the switch 422 couples to IF amplifier 424 and the switch 432 couples to the power amplifier 430. At least one data signal to be transmitted is sent from the switch 422 to the IF amplifier 424 which generates at least one output signal that is received by the mixer 426. The mixer 426 shifts a frequency spectrum of the at least one output signal and generates at least one output signal that is shifted in phase by phase shifters and then amplified by the power amplifier 430. The at least one amplified signal is split by a power splitter 452 into signals to be amplified by N different amplifiers and then sent to the antennas 491-494, ...N.
  • During a receive mode, the splitter operates as a power combiner upon receiving signals from the antennas. The received signals are combined and sent to the switch 432 which couples to the low noise amplifier 434 for amplification. An output signal of the low noise amplifier is then phase shifted by the phase shifters and then sent to the mixer 438 which can shift a frequency spectrum and then output this output signal to the IF amplifier 440. The IF amplifier 440 then generates an output receive signal to be output by the transceiver 420.
  • Figure 5 illustrates co-integrating different components in a microelectronic device (e.g., a communication module) having a substrate with an integrated antenna unit and transceiver components coupled to substrate (e.g., package substrate) in accordance with one embodiment. The microelectronic device 500 includes a substrate 550 (e.g., package substrate 550) having an integrated antenna unit 592, a CMOS die 520 (e.g., CMOS circuitry, CMOS driver circuitry, etc.) and an IPD 530 that includes similar components in comparison to the IPDs 252, 352, and 452. In one example, the IPD 530 includes a power combiner/splitter, phase shifters, and optionally switches. The device 500 also includes amplifier circuitry 540 that includes different types of amplifiers (e.g., power amplifiers, low noise amplifiers, etc.) formed with group III-V materials in a substrate or die (e.g., GaN die or substrate, etc.). The die 520, IPD 530, and amplifier circuitry 540 are coupled or attached (e.g., wire bonding, flip-chipping, embedded, etc.) on the package substrate to form at least one transceiver module or unit. The substrate 550 includes conductive layers 593-597 and additional conductive layers. In one example, the conductive layers 593-597 form one or more phased antenna arrays and an additional conductive layers (not shown) can be a ground plane and routing layers. The at least one die 520 includes communications circuitry or devices (e.g., complementary metal-oxide-semiconductor (CMOS) circuitry, transceiver 220, transceiver 320, transceiver 420, CMOS circuitry having at least one baseband unit and at least one transceiver unit formed with a silicon based substrate, CMOS die, devices formed with compound semiconductor materials, group III-V materials, gallium arsenide (GaAs), gallium nitride (GaN), IF amplifiers, low noise amplifiers, power amplifiers, switches, mixers, etc.). The package substrate 550 may also embed potential passives for the die 520 (or other structures, e.g., for shielding). The substrate 550, die 520, and amplifier circuitry 540 can have different thicknesses, lengths, and width dimensions in comparison to the thicknesses, lengths, and width dimensions illustrated in Figure 5.
  • The die 520, IPD 530, and amplifier circuitry 540 can be attached to the package substrate 550 using solder balls or bumps or can be embedded within the substrate 550 using solder balls or bumps. In some embodiments connectors or pins may be used to connect electrically these components. Similarly metal to metal bumps may be used in place of solder bumps. The package may have a second level interconnect (SLI) to couple the signals between the package and the platform board.
  • Antenna signals routing through the package substrate 550 can have a shortest available routing distance. The package substrate 550 may include IPDs and can communicate signals at a high data rate (e.g., at least 1 Gb/second, etc.).
  • In one example, components of the substrate 550 which primarily dominate a packaging area are partitioned in a separate lower cost and lower circuit density substrate 550 in comparison to the die 520, which may have high density interconnect (HDI) and impedance controlled interconnect. The substrate 550 may be formed with low temperature co-fired ceramic materials, liquid crystal polymers, organic materials, glass, undoped silicon, etc. The substrate 550 can be designed without HDI PCB technologies to save cost. In this manner, an area of the die 520 without antenna components is reduced to reduce cost in comparison to a planar structure that includes antenna components. The die 520 may be formed with any materials (e.g., organic materials, laminate substrates, materials for formation of CPUs, etc) that are designed for high frequency designs having desirable high frequency characteristics (e.g., substrate loss, dielectric constant). The die 520 may include complementary metal-oxide-semiconductor (CMOS) circuitry (e.g., CMOS circuitry having at least one baseband unit and at least one transceiver unit formed with a silicon based substrate, CMOS die) or devices formed with compound semiconductor materials (e.g., group III-V materials, gallium arsenide (GaAs), gallium nitride (GaN), compound semiconductor die, etc.).
  • In another embodiment, any of the devices or components can be coupled to each other.
  • Figure 6 illustrates co-integrating different components in a microelectronic device (e.g., a communication module) having a substrate with an integrated antenna unit and transceiver components coupled to substrate (e.g., package substrate) in accordance with one embodiment. The microelectronic device 600 includes a substrate 650 (e.g., package substrate 650) having an integrated antenna unit 692, a CMOS die 620 (e.g., CMOS circuitry, CMOS driver circuitry, etc.) and an IPD 630 that includes similar components in comparison to the IPDs 252, 352, and 452. In one example, the IPD 630 includes a power combiner/splitter, phase shifters, and optionally switches. The device 600 also includes amplifier circuitry 640 that includes different types of amplifiers (e.g., power amplifiers, low noise amplifiers, etc.) formed with group III-V materials in a substrate or die (e.g., GaN die or substrate, etc.). The die 620 and amplifier circuitry 640 are coupled or attached (e.g., wire bonding, flip-chipping, embedded, etc.) on the IPD 630 which is then coupled or attached to the package substrate to form at least one transceiver module or unit. The substrate 650 includes conductive layers 693-697 and additional conductive layers. In one example, the conductive layers 693-697 form one or more phased antenna arrays and additional conductive layers (not shown) can be a ground plane and routing layers. The at least one die 620 includes communications circuitry or devices (e.g., complementary metal- oxide-semiconductor (CMOS) circuitry, transceiver 220, transceiver 320, transceiver 420, CMOS circuitry having at least one baseband unit and at least one transceiver unit formed with a silicon based substrate, CMOS die, devices formed with compound semiconductor materials, group III-V materials, gallium arsenide (GaAs), gallium nitride (GaN), IF amplifiers, low noise amplifiers, power amplifiers, switches, mixers, etc.). The package substrate 650 may also embed potential passives for the die 620 (or other structures, e.g., for shielding). The substrate 650, die 620, and amplifier circuitry 640 can have different thicknesses, lengths, and width dimensions in comparison to the thicknesses, lengths, and width dimensions illustrated in Figure 5.
  • The IPD 630 can be attached to the package substrate 650 using solder balls or bumps 610-612 or can be embedded within the substrate 650 using solder balls or bumps. In some embodiments connectors or pins may be used to connect electrically these components. Similarly metal to metal bumps may be used in place of solder bumps.
  • Antenna signals routing through the package substrate 650 can have a shortest available routing distance. The package substrate 650 may include IPDs and can communicate signals at a high data rate (e.g., at least 1 Gb/second, etc.).
  • In one example, components of the substrate 650 which primarily dominate a packaging area are partitioned in a separate lower cost and lower circuit density substrate 650 in comparison to the die 620, which may have high density interconnect (HDI) and impedance controlled interconnect. The substrate 650 may be formed with low temperature co-fired ceramic materials, liquid crystal polymers, organic materials, glass, undoped silicon, etc. The substrate 650 can be designed without HDI PCB technologies to save cost. In this manner, an area of the die 620 without antenna components is reduced to reduce cost in comparison to a planar structure that includes antenna components. The die 620 may be formed with any materials (e.g., organic materials, laminate substrates, materials for formation of CPUs, etc) that are designed for high frequency designs having desirable high frequency characteristics (e.g., substrate loss, dielectric constant). In another embodiment, any of the devices or components can be coupled to each other.
  • Figure 7 illustrates co-integrating different components in a microelectronic device (e.g., a communication module) having a substrate with an integrated antenna unit and transceiver components coupled to substrate (e.g., package substrate) in accordance with one embodiment. The microelectronic device 700 includes a substrate 750 (e.g., package substrate 750) having an integrated antenna unit 792, a CMOS die 720 (e.g., CMOS circuitry, CMOS driver circuitry, etc.) and an IPD 730 that includes similar components in comparison to the IPDs 252, 352, and 452. In one example, the IPD 730 includes a power combiner/splitter, phase shifters, and optionally switches. The device 700 also includes amplifier circuitry 740 that includes different types of amplifiers (e.g., power amplifiers, low noise amplifiers, etc.) formed with group III-V materials in a substrate or die (e.g., GaN die or substrate, etc.). The die 720, IPD 730, and amplifier circuitry 740 are coupled or attached (e.g., wire bonding, flip-chipping, embedded, etc.) on the package substrate to form at least one transceiver module or unit. The substrate 750 includes conductive layers 793-797 and additional conductive layers. In one example, the conductive layers 793-797 form one or more phased antenna arrays and additional conductive layer (not shown) can be a ground plane and routing layers. The at least one die 720 includes communications circuitry or devices (e.g., complementary metal-oxide-semiconductor (CMOS) circuitry, transceiver 220, transceiver 320, transceiver 420, CMOS circuitry having at least one baseband unit and at least one transceiver unit formed with a silicon based substrate, CMOS die, devices formed with compound semiconductor materials, group III-V materials, gallium arsenide (GaAs), gallium nitride (GaN), IF amplifiers, low noise amplifiers, power amplifiers, switches, mixers, etc.). The package substrate 750 may also embed potential passives for the die 720 (or other structures, e.g., for shielding). The substrate 750, die 720, and amplifier circuitry 740 can have different thicknesses, lengths, and width dimensions in comparison to the thicknesses, lengths, and width dimensions illustrated in Figure 5.
  • The die 720, IPD 730, and amplifier circuitry 740 can be attached to each other or to the package substrate 750 using solder balls or bumps or can be embedded within the substrate 750 using solder balls or bumps. In one example, the IPD 730 is attached to the substrate 750 using solder balls or bumps 701-709. In some embodiments connectors or pins may be used to connect electrically these components. Similarly metal to metal bumps may be used in place of solder bumps. The IPD 730 may include thru die or substrate connections 710- 715 for routing signals from the die 720 and amplifier circuitry 740 to the substrate 750.
  • Antenna signals routing through the package substrate 750 can have a shortest available routing distance. The package substrate 750 may include IPDs and can communicate signals at a high data rate (e.g., at least 1 Gb/second, etc.).
  • In another embodiment, any of the devices or components can be coupled to each other.
  • It will be appreciated that, in a system on a chip embodiment, the die may include a processor, memory, communications circuitry and the like. Though a single die is illustrated, there may be none, one or several dies included in the same region of the wafer.
  • In one embodiment, the microelectronic device may be a crystalline substrate formed using a bulk silicon or a silicon-on-insulator substructure. In other implementations, the microelectronics device may be formed using alternate materials, which may or may not be combined with silicon, that include but are not limited to germanium, indium antimonide, lead telluride, indium arsenide, indium phosphide, gallium arsenide, indium gallium arsenide, gallium antimonide, or other combinations of group III-V or group IV materials. Although a few examples of materials from which the substrate may be formed are described here, any material that may serve as a foundation upon which a semiconductor device may be built falls within the scope of embodiments of the present invention.
  • Figure 8 illustrates a computing device 900 in accordance with one embodiment of the invention. The computing device 900 houses a board 902. The board 902 may include a number of components, including but not limited to at least one processor 904 and at least one communication chip 906. The at least one processor 904 is physically and electrically coupled to the board 902. In some implementations, the at least one communication chip 906 is also physically and electrically coupled to the board 902. In further implementations, the communication chip 906 is part of the processor 904. In one example, the communication chip 906 (e.g., communication module 100, communication module 200, communication module 300, communication module 400, microelectronic device 500, microelectronic device 600, microelectronic device 700, etc.) includes an antenna unit 920.
  • Depending on its applications, computing device 900 may include other components that may or may not be physically and electrically coupled to the board 902. These other components include, but are not limited to, volatile memory (e.g., DRAM 910, 911), non-volatile memory (e.g., ROM 912), flash memory, a graphics processor 916, a digital signal processor, a crypto processor, a chipset 914, an antenna unit 920, a display, a touchscreen display 930, a touchscreen controller 922, a battery 932, an audio codec, a video codec, a power amplifier 915, a global positioning system (GPS) device 926, a compass 924, a gyroscope, a speaker, a camera 950, and a mass storage device (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth).
  • The communication chip 906 enables wireless communications for the transfer of data to and from the computing device 900. The term "wireless" and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non- solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not. The communication chip 906 may implement any of a number of wireless standards or protocols, including but not limited to Wi-Fi (IEEE 802.11 family), WiMAX (IEEE 802.16 family), WiGig, IEEE 802.20, long term evolution (LTE), Ev-DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond. The computing device 900 may include a plurality of communication chips 906. For instance, a first communication chip 906 may be dedicated to shorter range wireless communications such as Wi-Fi, WiGig, and Bluetooth and a second communication chip 906 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, 5G, and others.
  • The at least one processor 904 of the computing device 900 includes an integrated circuit die packaged within the at least one processor 904. In some implementations of the invention, the integrated circuit die of the processor includes one or more devices, such as microelectronic devices (e.g., microelectronic device 100, 200, 300, 400, 500, 600, 700, etc.) in accordance with implementations of embodiments of the invention. The term "processor" may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory.
  • The communication chip 906 also includes an integrated circuit die packaged within the communication chip 906. In accordance with another implementation of embodiments of the invention, the integrated circuit die of the communication chip includes one or more communication modules or microelectronic devices (e.g., 100, 200, 300, 400, 500, 600, 700, etc.).

Claims (10)

  1. A communication module (200, 300, 400) comprising:
    a die (210, 310, 410) comprising a first portion of a transceiver (220, 320, 420), wherein the die is a silicon-based die;
    a phase shifter die (250, 350, 450) coupled to the silicon-based die (210, 310, 410), the phase shifter die (250, 350, 450) comprising phase shifters (253-256, 353-356), a power combiner and splitter (252, 352, 452);
    an amplifier die (342, 442) comprising a second portion of the transceiver (220, 320, 420), wherein the amplifier die (342,442) is formed with compound semiconductor materials; wherein the phase shifter die (350, 450) is coupled to the amplifier die (342, 442); and
    a substrate (290, 390, 490) coupled to the phase shifter die (250, 350, 450), the substrate (290, 390, 490) comprising an antenna unit (291, 391, 491) with steerable beam forming capability for transmitting and receiving communications.
  2. The communication module of claim 1, wherein the transceiver (220, 320, 420) comprises a single transmit and receive chain with the first portion of the transceiver being formed in the silicon-based die (310, 410) and the second portion of the transceiver being formed in the amplifier die (342, 442).
  3. The communication module of claim 2, wherein the first portion of the transceiver (220, 320, 420) comprises a switch configured to switch between transmit and receive modes, a local-oscillator generator configured to generate an output frequency, and a converter.
  4. The communication module of claim 2, wherein the second portion of the transceiver (220, 320, 420) comprises a power amplifier configured to amplify signals, and a low noise amplifier configured to amplify signals without adding noise.
  5. The communication module of claim 4, wherein the single transmit and receive chain comprises a single receive path during a receive mode and a single transmit path during a transmit mode, wherein during a transmit mode, the power amplifier is configured to amplify at least one output signal to generate at least one amplified signal, wherein the power splitter is configured to split the at least one amplified signal into signals to be sent to phase shifters of the phase shifter die (350, 450), wherein said phase shifters are configured to generate phase shifted signals to define an electromagnetic beam that emanates from antennas of the antenna unit, wherein during a receive mode, the power combiner upon receiving signals via the phase shifters and antennas is configured to combine the signals which are sent to the low noise amplifier for amplification.
  6. The communication module of claim 1, wherein the phase shifter die (350, 450) further comprises:
    phase shifters coupled to the power combiner and splitter, wherein the phase shifters are configured to receive control signals from a control unit of the silicon-based die
  7. The communication module of claim 1, wherein the transceiver further comprises:
    phase shifters (453) configured to shift phases of signals received by the phase shifters (453), wherein the phase shifters are coupled to mixers (426, 438) of the silicon-based die configured to shift a frequency spectrum of signals.
  8. A computing device (900) comprising:
    at least one processor (904) to process data; and
    a communication module according to any of claims 1 to 7 coupled to the at least one processor,
    the silicon-based die (310, 410) comprising driver circuitry of the transceiver;
    the amplifier die (342, 442) comprising amplifier circuitry of the transceiver; the phase shifter die (350, 450) being an integrated passive device, IPD, coupled to the amplifier die (342, 442), the IPD comprising the power combiner and splitter; and
    the substrate (290, 390, 490) being coupled to the IPD, the substrate (290, 390, 490) comprising the antenna unit (291, 391, 491) with steerable beam forming capability configured to transmit and receive communications.
  9. The computing device of claim 8, wherein the silicon-based die (310, 410), the amplifier die (342, 442), and the IPD (350, 450) are attached to the substrate (290, 390, 490).
  10. The computing device of claim 8, wherein the silicon-based die (310, 410) and the amplifier die (342, 442) are assembled on the IPD which is coupled to the substrate, or the silicon-based die (310, 410) and the amplifier die (342, 442) are assembled on a first surface of the IPD and a second surface of the IPD is attached to the substrate (290, 390, 490).
EP15911606.0A 2015-12-21 2015-12-21 Microelectronic devices designed with high frequency communication modules having steerable beamforming capability Active EP3394928B1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2015/067190 WO2017111920A1 (en) 2015-12-21 2015-12-21 Microelectronic devices designed with high frequency communication modules having steerable beamforming capability

Publications (3)

Publication Number Publication Date
EP3394928A1 EP3394928A1 (en) 2018-10-31
EP3394928A4 EP3394928A4 (en) 2019-11-13
EP3394928B1 true EP3394928B1 (en) 2023-05-24

Family

ID=59091022

Family Applications (1)

Application Number Title Priority Date Filing Date
EP15911606.0A Active EP3394928B1 (en) 2015-12-21 2015-12-21 Microelectronic devices designed with high frequency communication modules having steerable beamforming capability

Country Status (4)

Country Link
US (1) US10439671B2 (en)
EP (1) EP3394928B1 (en)
TW (1) TWI706639B (en)
WO (1) WO2017111920A1 (en)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106685495A (en) * 2015-11-05 2017-05-17 索尼公司 Wireless communication method and wireless communication equipment
US11569897B2 (en) * 2017-10-17 2023-01-31 Carnegie Mellon University Scalable, multi-layer MIMO transceiver
US11923924B2 (en) * 2018-02-26 2024-03-05 Parallel Wireless, Inc. Miniature antenna array with polar combining architecture
EP3785289A1 (en) 2018-04-22 2021-03-03 Epinovatech AB Reinforced thin-film device
WO2019240961A1 (en) * 2018-06-11 2019-12-19 Speedlink Technology Inc. Wideband millimeter-wave frontend integrated circuit
US10951295B2 (en) * 2018-10-17 2021-03-16 Carnegie Mellon University Reconfigurable fully-connected bidirectional hybrid beamforming transceiver
US10826169B2 (en) * 2019-01-03 2020-11-03 Apple Inc. Radio frequency remote head front-end circuitry systems and methods
US11171682B2 (en) * 2019-01-30 2021-11-09 Swiftlink Technologies Inc. Dual polarization millimeter-wave frontend integrated circuit
US11025321B2 (en) 2019-02-01 2021-06-01 Carnegie Mellon University Reconfigurable, bi-directional, multi-band front end for a hybrid beamforming transceiver
CN111725606B (en) * 2019-03-20 2021-08-31 Oppo广东移动通信有限公司 Antenna package modules and electronic equipment
US11183758B2 (en) * 2019-07-23 2021-11-23 Rockwell Collins, Inc. System and method for active electronically scanned array with multi-band multi-beam architecture
KR102702991B1 (en) * 2019-07-24 2024-09-04 삼성전자주식회사 Transceiver using active device array and antenna module including the same
KR102737908B1 (en) * 2019-10-17 2024-12-04 삼성전자주식회사 Apparatus and method for transmitting and receiving signals on mutiple bands in wireless communication system
KR102768737B1 (en) * 2019-12-12 2025-02-18 삼성전자주식회사 Apparatus and method for transmitting and receiving signals on mutiple bands in wireless communication system
CN111162844B (en) * 2019-12-25 2023-04-18 中国电子科技集团公司第四十四研究所 Integrated microwave photon receiving and transmitting front end for phased array system
EP3855530B1 (en) 2020-01-24 2025-04-16 Epinovatech AB Solid-state battery
KR102479054B1 (en) * 2020-01-30 2022-12-20 한국전자통신연구원 Array antenna system, calibration method and apparatus for thereof
EP3866189B1 (en) * 2020-02-14 2022-09-28 Epinovatech AB A mmic front-end module
EP3879706A1 (en) 2020-03-13 2021-09-15 Epinovatech AB Field-programmable gate array device
EP3907877A1 (en) 2020-05-07 2021-11-10 Epinovatech AB Induction machine

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140210667A1 (en) * 2013-01-28 2014-07-31 Tubis Technology Hierarchically Elaborated Phased-Array Antenna Modules and Method of Operation.

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100527844B1 (en) * 2003-07-16 2005-11-15 한국전자통신연구원 High Frequency Transceiver
US7683852B2 (en) * 2005-01-14 2010-03-23 Farrokh Mohamadi Ultra-wideband pulse shaping for wireless communications
JP4647361B2 (en) * 2005-03-29 2011-03-09 ルネサスエレクトロニクス株式会社 Semiconductor integrated circuit
EP1764926B1 (en) * 2005-09-16 2009-06-03 Kabushiki Kaisha Toshiba Analog signal processing circuit and communication device therewith
CN102365789B (en) * 2009-02-02 2014-06-11 联邦科学技术研究组织 Hybrid adaptive antenna array
US7876263B2 (en) * 2009-02-24 2011-01-25 Raytheon Company Asymmetrically thinned active array TR module and antenna architecture
US9871293B2 (en) * 2010-11-03 2018-01-16 The Boeing Company Two-dimensionally electronically-steerable artificial impedance surface antenna
US9455495B2 (en) 2010-11-03 2016-09-27 The Boeing Company Two-dimensionally electronically-steerable artificial impedance surface antenna
US20130113657A1 (en) * 2011-05-04 2013-05-09 Sabertek Inc. Systems and methods to increase the number of simultaneous pixels in a wireless imaging system
US9444140B2 (en) 2012-05-23 2016-09-13 Intel Corporation Multi-element antenna beam forming configurations for millimeter wave systems
EP2929592A4 (en) 2012-12-10 2016-08-17 Intel Corp MODULAR ANTENNA ARRAY WITH RF BEAM AND BASEBAND FORMATION
US9813129B2 (en) * 2013-01-28 2017-11-07 Tubis Technology Hierarchically elaborated phased-array antenna modules and faster beam steering method of operation
BR112015032430A2 (en) * 2013-06-27 2017-08-22 Shell Internationale Res Maatschappij METHOD AND SYSTEM FOR PRODUCING DIMETHYL SULPHIDE FROM ACID GAS

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140210667A1 (en) * 2013-01-28 2014-07-31 Tubis Technology Hierarchically Elaborated Phased-Array Antenna Modules and Method of Operation.

Also Published As

Publication number Publication date
US20180316383A1 (en) 2018-11-01
WO2017111920A1 (en) 2017-06-29
US10439671B2 (en) 2019-10-08
EP3394928A4 (en) 2019-11-13
TWI706639B (en) 2020-10-01
TW201731238A (en) 2017-09-01
EP3394928A1 (en) 2018-10-31

Similar Documents

Publication Publication Date Title
EP3394928B1 (en) Microelectronic devices designed with high frequency communication modules having steerable beamforming capability
US20220246554A1 (en) Microelectronic devices designed with compound semiconductor devices and integrated on an inter die fabric
US11387200B2 (en) Microelectronic devices with high frequency communication modules having compound semiconductor devices integrated on a package fabric
US11367708B2 (en) Microelectronic devices designed with efficient partitioning of high frequency communication devices integrated on a package fabric
US10573608B2 (en) Microelectronic devices designed with high frequency communication devices including compound semiconductor devices integrated on a die fabric on package
US10410983B2 (en) Microelectronic devices designed with high frequency communication devices including compound semiconductor devices integrated on an inter die fabric on package
US10887439B2 (en) Microelectronic devices designed with integrated antennas on a substrate
KR102744540B1 (en) Microelectronic devices designed with flexible package substrates having distributed stacked antennas for high frequency communication systems
US11056765B2 (en) Microelectronic devices designed with foldable flexible substrates for high frequency communication modules
US10826195B2 (en) Apparatus and method for RF isolation in a packaged integrated circuit
US11955997B2 (en) Transceiver using active device array and antenna module including the same
US12451618B2 (en) Antenna array structure including stacked and interleaved antenna elements and method of arranging the same
US10868357B2 (en) Massive antenna array architecture for base stations designed for high frequency communications
Lane Simplifying antenna design through IC integration

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20180521

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

RIN1 Information on inventor provided before grant (corrected)

Inventor name: NAIR, VIJAY K.

Inventor name: KAMGAING, TELESPHOR

Inventor name: DOGIAMIS, GEORGIOS C.

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
RIC1 Information provided on ipc code assigned before grant

Ipc: H01Q 3/36 20060101AFI20190702BHEP

Ipc: H04B 1/44 20060101ALI20190702BHEP

Ipc: H01Q 3/42 20060101ALI20190702BHEP

Ipc: H01Q 23/00 20060101ALI20190702BHEP

Ipc: H01Q 21/06 20060101ALI20190702BHEP

A4 Supplementary search report drawn up and despatched

Effective date: 20191016

RIC1 Information provided on ipc code assigned before grant

Ipc: H01Q 3/42 20060101ALI20191010BHEP

Ipc: H01Q 21/06 20060101ALI20191010BHEP

Ipc: H01Q 3/36 20060101AFI20191010BHEP

Ipc: H04B 1/44 20060101ALI20191010BHEP

Ipc: H01Q 23/00 20060101ALI20191010BHEP

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20200812

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 602015083704

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H01Q0003340000

Ipc: H01Q0001220000

RIC1 Information provided on ipc code assigned before grant

Ipc: H04B 1/18 20060101ALI20221103BHEP

Ipc: H04B 1/48 20060101ALI20221103BHEP

Ipc: H01Q 21/06 20060101ALI20221103BHEP

Ipc: H01Q 3/42 20060101ALI20221103BHEP

Ipc: H01Q 23/00 20060101ALI20221103BHEP

Ipc: H04B 1/44 20060101ALI20221103BHEP

Ipc: H01Q 3/36 20060101ALI20221103BHEP

Ipc: H01Q 1/22 20060101AFI20221103BHEP

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20221209

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602015083704

Country of ref document: DE

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1570129

Country of ref document: AT

Kind code of ref document: T

Effective date: 20230615

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230530

REG Reference to a national code

Ref country code: NL

Ref legal event code: FP

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG9D

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1570129

Country of ref document: AT

Kind code of ref document: T

Effective date: 20230524

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230524

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230925

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230824

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230524

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230524

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230524

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230524

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230524

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230524

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230924

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230524

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230825

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230524

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230524

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230524

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230524

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230524

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230524

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230524

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230524

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602015083704

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20240227

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230524

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230524

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230524

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20231221

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230524

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20231231

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230524

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20231221

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20231221

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20231231

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20231231

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20231221

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20231231

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20231231

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230524

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230524

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20241128

Year of fee payment: 10

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20241120

Year of fee payment: 10

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20241121

Year of fee payment: 10

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20241121

Year of fee payment: 10

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20151221

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20151221