DE602004024177D1 - Zweidimensionaler datenspeicher - Google Patents
Zweidimensionaler datenspeicherInfo
- Publication number
- DE602004024177D1 DE602004024177D1 DE602004024177T DE602004024177T DE602004024177D1 DE 602004024177 D1 DE602004024177 D1 DE 602004024177D1 DE 602004024177 T DE602004024177 T DE 602004024177T DE 602004024177 T DE602004024177 T DE 602004024177T DE 602004024177 D1 DE602004024177 D1 DE 602004024177D1
- Authority
- DE
- Germany
- Prior art keywords
- row
- column
- memory elements
- shifted
- predefined
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/38—Digital stores in which the information is moved stepwise, e.g. shift registers two-dimensional, e.g. horizontal and vertical shift registers
Landscapes
- Dram (AREA)
- Static Random-Access Memory (AREA)
- Semiconductor Memories (AREA)
- Holo Graphy (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Read Only Memory (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP03100652 | 2003-03-14 | ||
| PCT/IB2004/000628 WO2004081947A1 (en) | 2003-03-14 | 2004-02-27 | Two-dimensional data memory |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE602004024177D1 true DE602004024177D1 (de) | 2009-12-31 |
Family
ID=32981928
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE602004024177T Expired - Lifetime DE602004024177D1 (de) | 2003-03-14 | 2004-02-27 | Zweidimensionaler datenspeicher |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US7355917B2 (de) |
| EP (1) | EP1606823B1 (de) |
| JP (1) | JP2006523340A (de) |
| CN (1) | CN100485817C (de) |
| AT (1) | ATE449411T1 (de) |
| DE (1) | DE602004024177D1 (de) |
| WO (1) | WO2004081947A1 (de) |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8566382B2 (en) * | 2008-09-22 | 2013-10-22 | Advanced Micro Devices, Inc. | Method and apparatus for improved calculation of multiple dimension fast fourier transforms |
| US8189408B2 (en) * | 2009-11-17 | 2012-05-29 | Freescale Semiconductor, Inc. | Memory device having shifting capability and method thereof |
| US8514129B1 (en) | 2010-04-12 | 2013-08-20 | Marvell International Ltd. | Buffering techniques for rapid processing of samples of signals modulated with periodic waveforms |
| KR101667097B1 (ko) | 2011-06-28 | 2016-10-17 | 휴렛 팩커드 엔터프라이즈 디벨롭먼트 엘피 | 시프트 가능 메모리 |
| US9606746B2 (en) | 2011-10-27 | 2017-03-28 | Hewlett Packard Enterprise Development Lp | Shiftable memory supporting in-memory data structures |
| US9576619B2 (en) | 2011-10-27 | 2017-02-21 | Hewlett Packard Enterprise Development Lp | Shiftable memory supporting atomic operation |
| US20140247673A1 (en) * | 2011-10-28 | 2014-09-04 | Naveen Muralimanohar | Row shifting shiftable memory |
| US9589623B2 (en) | 2012-01-30 | 2017-03-07 | Hewlett Packard Enterprise Development Lp | Word shift static random access memory (WS-SRAM) |
| TWI637396B (zh) * | 2012-02-13 | 2018-10-01 | 中村維男 | 無記憶體瓶頸的行進記憶體,雙向行進記憶體,複雜行進記憶體,及計算機系統 |
| US9542307B2 (en) | 2012-03-02 | 2017-01-10 | Hewlett Packard Enterprise Development Lp | Shiftable memory defragmentation |
| US9715343B2 (en) | 2013-12-09 | 2017-07-25 | International Business Machines Corporation | Multidimensional partitioned storage array and method utilizing input shifters to allow multiple entire columns or rows to be accessed in a single clock cycle |
| US9442661B2 (en) * | 2013-12-09 | 2016-09-13 | International Business Machines Corporation | Multidimensional storage array and method utilizing an input shifter to allow an entire column or row to be accessed in a single clock cycle |
| IT202000004231A1 (it) * | 2020-02-28 | 2021-08-28 | St Microelectronics Srl | Generatore di forme d'onda |
| CN112581987B (zh) * | 2020-12-23 | 2023-11-03 | 成都海光微电子技术有限公司 | 二维结构的局部存储器系统及其运算方法、介质、程序 |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3766534A (en) * | 1972-11-15 | 1973-10-16 | Ibm | Shift register storage unit with multi-dimensional dynamic ordering |
| JPS58219639A (ja) * | 1982-06-14 | 1983-12-21 | Matsushita Electric Ind Co Ltd | 画像処理用バツフアメモリ装置 |
| JPS63100875A (ja) * | 1986-10-17 | 1988-05-02 | Nec Corp | 画像信号の符号化復号化装置とその方法 |
| JPS63231798A (ja) * | 1987-03-20 | 1988-09-27 | Fujitsu Ltd | 2次元シフトレジスタ |
| JPH02139799A (ja) | 1988-11-18 | 1990-05-29 | Matsushita Electric Ind Co Ltd | 2次元シフトレジスタ及びそれを用いた動ベクトル検出用演算回路 |
| JPH03214269A (ja) * | 1990-01-19 | 1991-09-19 | Nippon Telegr & Teleph Corp <Ntt> | 2次元配列データ回転機構 |
| US5305399A (en) * | 1990-04-19 | 1994-04-19 | Ricoh Corporation | Two dimensional shift-array for use in image compression VLSI |
| JPH06318194A (ja) * | 1993-05-07 | 1994-11-15 | Fujitsu Ltd | 並列データ処理方式 |
| US6356973B1 (en) * | 1993-10-15 | 2002-03-12 | Image Telecommunications Corporation | Memory device having a cyclically configured data memory and having plural data portals for outputting/inputting data |
| US5815421A (en) * | 1995-12-18 | 1998-09-29 | Intel Corporation | Method for transposing a two-dimensional array |
| GB2332585B (en) * | 1997-12-18 | 2000-09-27 | Simage Oy | Device for imaging radiation |
| CN1229812C (zh) * | 2001-04-09 | 2005-11-30 | 矽统科技股份有限公司 | 选择性多重移位的移位寄存器 |
-
2004
- 2004-02-27 EP EP04715419A patent/EP1606823B1/de not_active Expired - Lifetime
- 2004-02-27 DE DE602004024177T patent/DE602004024177D1/de not_active Expired - Lifetime
- 2004-02-27 JP JP2006506299A patent/JP2006523340A/ja active Pending
- 2004-02-27 US US10/548,742 patent/US7355917B2/en not_active Expired - Lifetime
- 2004-02-27 AT AT04715419T patent/ATE449411T1/de not_active IP Right Cessation
- 2004-02-27 CN CNB2004800069660A patent/CN100485817C/zh not_active Expired - Fee Related
- 2004-02-27 WO PCT/IB2004/000628 patent/WO2004081947A1/en not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| ATE449411T1 (de) | 2009-12-15 |
| CN1762027A (zh) | 2006-04-19 |
| WO2004081947A1 (en) | 2004-09-23 |
| EP1606823A1 (de) | 2005-12-21 |
| US7355917B2 (en) | 2008-04-08 |
| JP2006523340A (ja) | 2006-10-12 |
| US20060218341A1 (en) | 2006-09-28 |
| EP1606823B1 (de) | 2009-11-18 |
| CN100485817C (zh) | 2009-05-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE449411T1 (de) | Zweidimensionaler datenspeicher | |
| TW200741738A (en) | Sequential access for non-volatile memory arrays | |
| ATE514133T1 (de) | Mikro-tile-speicherschnittstelle | |
| KR960015578A (ko) | 버스트 동작중에 리프레시 동작이 가능한 반도체 기억장치 | |
| JP2018073452A5 (de) | ||
| WO2006058200A3 (en) | Micro-threaded memory | |
| EP0910091A3 (de) | Programmierbare logische Vorrichtung mit zwei Anschlüssen sowie Speichermatrix mit variabler Tiefe und Breite | |
| KR960012002A (ko) | 반도체 메모리와 그 사용방법, 컬럼 디코더 및 화상 프로세서 | |
| JP2006508481A5 (de) | ||
| KR930022206A (ko) | 비트라인 스위치 어레이를 가진 전자 컴퓨터 메모리 | |
| KR960012026A (ko) | 반도체 기억장치 | |
| WO2007117969A3 (en) | Fast rasterizer | |
| US5978302A (en) | Multi-bank architecture for a wide I/O DRAM | |
| EP1612807A3 (de) | Random-Zugangsspeicher mit Paritätsbit-Architektur | |
| KR100614640B1 (ko) | 워드라인 부분활성화 커맨드를 갖는 반도체메모리장치 | |
| KR920009666B1 (ko) | 교차식 메모리 구조 장치 | |
| FR2864321B1 (fr) | Memoire dynamique a acces aleatoire ou dram comportant au moins deux registres tampons et procede de commande d'une telle memoire | |
| CN106251892B (zh) | 大容量存储器 | |
| KR920020499A (ko) | 반도체 기억 장치 | |
| WO2003050685A3 (en) | Method for addressing a memory | |
| DE602005022058D1 (de) | Verbesserungen im bezug auf orthogonal-datenspeicher | |
| CA2062561A1 (en) | Cross-point type switch using common memories | |
| ATE468564T1 (de) | Verbindungen in simd-prozessorarchitekturen | |
| TW200636721A (en) | Memory device with pre-fetch circuit and pre-fetch method | |
| US11049549B2 (en) | Decoder structure including array of decoder cells organized into different rows |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8364 | No opposition during term of opposition | ||
| 8327 | Change in the person/name/address of the patent owner |
Owner name: TRIDENT MICROSYSTEMS (FAR EAST) LTD., GRAND CA, KY |
|
| R082 | Change of representative |
Ref document number: 1606823 Country of ref document: EP Representative=s name: EPPING HERMANN FISCHER, PATENTANWALTSGESELLSCH, DE |
|
| R081 | Change of applicant/patentee |
Ref document number: 1606823 Country of ref document: EP Owner name: ENTROPIC COMMUNICATIONS, INC., US Free format text: FORMER OWNER: TRIDENT MICROSYSTEMS (FAR EAST) LTD., GRAND CAYMAN, KY Effective date: 20121023 |
|
| R082 | Change of representative |
Ref document number: 1606823 Country of ref document: EP Representative=s name: EPPING HERMANN FISCHER, PATENTANWALTSGESELLSCH, DE Effective date: 20121023 |