[go: up one dir, main page]

DE60042929D1 - Herstellung eines dünnen films unter anwendung von druck - Google Patents

Herstellung eines dünnen films unter anwendung von druck

Info

Publication number
DE60042929D1
DE60042929D1 DE60042929T DE60042929T DE60042929D1 DE 60042929 D1 DE60042929 D1 DE 60042929D1 DE 60042929 T DE60042929 T DE 60042929T DE 60042929 T DE60042929 T DE 60042929T DE 60042929 D1 DE60042929 D1 DE 60042929D1
Authority
DE
Germany
Prior art keywords
printing
preparation
thin film
thin
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60042929T
Other languages
English (en)
Inventor
Bernard Aspar
Michel Bruel
Hubert Moriceau
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Original Assignee
Commissariat a lEnergie Atomique CEA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Commissariat a lEnergie Atomique CEA filed Critical Commissariat a lEnergie Atomique CEA
Application granted granted Critical
Publication of DE60042929D1 publication Critical patent/DE60042929D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H10P90/1916
    • H10P90/1914
    • H10P54/52
    • H10W10/181
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00Semiconductor device manufacturing: process
    • Y10S438/977Thinning or removal of substrate
DE60042929T 1999-06-30 2000-06-29 Herstellung eines dünnen films unter anwendung von druck Expired - Lifetime DE60042929D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9908379A FR2795865B1 (fr) 1999-06-30 1999-06-30 Procede de realisation d'un film mince utilisant une mise sous pression
PCT/FR2000/001828 WO2001003171A1 (fr) 1999-06-30 2000-06-29 Procede de realisation d'un film mince utilisant une mise sous pression

Publications (1)

Publication Number Publication Date
DE60042929D1 true DE60042929D1 (de) 2009-10-22

Family

ID=9547499

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60042929T Expired - Lifetime DE60042929D1 (de) 1999-06-30 2000-06-29 Herstellung eines dünnen films unter anwendung von druck

Country Status (7)

Country Link
US (1) US6809044B1 (de)
EP (1) EP1194951B1 (de)
JP (1) JP2003512719A (de)
KR (1) KR100745700B1 (de)
DE (1) DE60042929D1 (de)
FR (1) FR2795865B1 (de)
WO (1) WO2001003171A1 (de)

Families Citing this family (99)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4209972C2 (de) * 1992-03-27 1994-05-19 Mhz Sonnenschutztech Gmbh Markise
US6956268B2 (en) 2001-05-18 2005-10-18 Reveo, Inc. MEMS and method of manufacturing MEMS
US7045878B2 (en) 2001-05-18 2006-05-16 Reveo, Inc. Selectively bonded thin film layer and substrate layer for processing of useful devices
US6875671B2 (en) 2001-09-12 2005-04-05 Reveo, Inc. Method of fabricating vertical integrated circuits
US7163826B2 (en) 2001-09-12 2007-01-16 Reveo, Inc Method of fabricating multi layer devices on buried oxide layer substrates
JP4277481B2 (ja) * 2002-05-08 2009-06-10 日本電気株式会社 半導体基板の製造方法、半導体装置の製造方法
FR2860249B1 (fr) * 2003-09-30 2005-12-09 Michel Bruel Procede de fabrication d'une structure en forme de plaque, en particulier en silicium, application de procede, et structure en forme de plaque, en particulier en silicium
US8475693B2 (en) 2003-09-30 2013-07-02 Soitec Methods of making substrate structures having a weakened intermediate layer
US10374120B2 (en) * 2005-02-18 2019-08-06 Koninklijke Philips N.V. High efficiency solar cells utilizing wafer bonding and layer transfer to integrate non-lattice matched materials
US8101498B2 (en) * 2005-04-21 2012-01-24 Pinnington Thomas Henry Bonded intermediate substrate and method of making same
FR2899378B1 (fr) * 2006-03-29 2008-06-27 Commissariat Energie Atomique Procede de detachement d'un film mince par fusion de precipites
US20070243703A1 (en) * 2006-04-14 2007-10-18 Aonex Technololgies, Inc. Processes and structures for epitaxial growth on laminate substrates
US8124499B2 (en) * 2006-11-06 2012-02-28 Silicon Genesis Corporation Method and structure for thick layer transfer using a linear accelerator
US20080128641A1 (en) * 2006-11-08 2008-06-05 Silicon Genesis Corporation Apparatus and method for introducing particles using a radio frequency quadrupole linear accelerator for semiconductor materials
US20080188011A1 (en) * 2007-01-26 2008-08-07 Silicon Genesis Corporation Apparatus and method of temperature conrol during cleaving processes of thick film materials
US7732301B1 (en) 2007-04-20 2010-06-08 Pinnington Thomas Henry Bonded intermediate substrate and method of making same
WO2008134828A2 (en) * 2007-05-04 2008-11-13 Katholieke Universiteit Leuven Tissue degeneration protection
US20090278233A1 (en) * 2007-07-26 2009-11-12 Pinnington Thomas Henry Bonded intermediate substrate and method of making same
US20090325367A1 (en) * 2008-05-30 2009-12-31 Alta Devices, Inc. Methods and apparatus for a chemical vapor deposition reactor
JP2011522426A (ja) 2008-05-30 2011-07-28 アルタ デバイセズ,インコーポレイテッド エピタキシャルリフトオフ積層体及び方法
WO2010024987A1 (en) 2008-08-27 2010-03-04 S.O.I.Tec Silicon On Insulator Technologies Methods of fabricating semiconductor structures or devices using layers of semiconductor material having selected or controlled lattice parameters
FR2936904B1 (fr) 2008-10-03 2011-01-14 Soitec Silicon On Insulator Procedes et structures pour alterer la contrainte dans des materiaux nitrure iii.
US8367520B2 (en) * 2008-09-22 2013-02-05 Soitec Methods and structures for altering strain in III-nitride materials
US8486771B2 (en) * 2008-09-24 2013-07-16 Soitec Methods of forming relaxed layers of semiconductor materials, semiconductor structures, devices and engineered substrates including same
WO2010042927A2 (en) * 2008-10-10 2010-04-15 Alta Devices, Inc. Continuous feed chemical vapor deposition
US9064810B2 (en) * 2008-10-10 2015-06-23 Alta Devices, Inc. Mesa etch method and composition for epitaxial lift off
US8637383B2 (en) 2010-12-23 2014-01-28 Soitec Strain relaxation using metal materials and related structures
EP2345060B1 (de) 2008-10-30 2013-12-04 Soitec Verfahren zur bildung von schichten aus halbleitermaterial mit verringerter gitterverspannung und entworfene substrate damit
US8679942B2 (en) 2008-11-26 2014-03-25 Soitec Strain engineered composite semiconductor substrates and methods of forming same
CN102301450A (zh) * 2008-12-08 2011-12-28 奥塔装置公司 用于外延剥离的多个堆栈沉积
WO2010078022A2 (en) * 2008-12-17 2010-07-08 Alta Devices, Inc. Tape-based epitaxial lift off apparatuses and methods
US8278167B2 (en) * 2008-12-18 2012-10-02 Micron Technology, Inc. Method and structure for integrating capacitor-less memory cell with logic
US20100187568A1 (en) * 2009-01-28 2010-07-29 S.O.I.Tec Silicon On Insulator Technologies, S.A. Epitaxial methods and structures for forming semiconductor materials
US7927975B2 (en) 2009-02-04 2011-04-19 Micron Technology, Inc. Semiconductor material manufacture
US8198172B2 (en) 2009-02-25 2012-06-12 Micron Technology, Inc. Methods of forming integrated circuits using donor and acceptor substrates
CN102414837B (zh) 2009-02-27 2016-04-20 奥塔装置公司 用于沉积和外延剥离过程的平铺衬底
US8178396B2 (en) 2009-03-11 2012-05-15 Micron Technology, Inc. Methods for forming three-dimensional memory devices, and related structures
WO2011011111A1 (en) 2009-07-20 2011-01-27 S.O.I.Tec Silicon On Insulator Technologies Methods of fabricating semiconductor structures and devices using quantum dot structures and related structures
US8148237B2 (en) * 2009-08-07 2012-04-03 Varian Semiconductor Equipment Associates, Inc. Pressurized treatment of substrates to enhance cleaving process
US11393683B2 (en) 2009-10-14 2022-07-19 Utica Leaseco, Llc Methods for high growth rate deposition for forming different cells on a wafer
US9834860B2 (en) * 2009-10-14 2017-12-05 Alta Devices, Inc. Method of high growth rate deposition for group III/V materials
US8461566B2 (en) * 2009-11-02 2013-06-11 Micron Technology, Inc. Methods, structures and devices for increasing memory density
JP6028280B2 (ja) 2009-11-18 2016-11-16 ソイテックSoitec 半導体構造又は半導体素子を製造する方法
US9646869B2 (en) * 2010-03-02 2017-05-09 Micron Technology, Inc. Semiconductor devices including a diode structure over a conductive strap and methods of forming such semiconductor devices
US8513722B2 (en) * 2010-03-02 2013-08-20 Micron Technology, Inc. Floating body cell structures, devices including same, and methods for forming same
US8507966B2 (en) 2010-03-02 2013-08-13 Micron Technology, Inc. Semiconductor cells, arrays, devices and systems having a buried conductive line and methods for forming the same
US8288795B2 (en) 2010-03-02 2012-10-16 Micron Technology, Inc. Thyristor based memory cells, devices and systems including the same and methods for forming the same
US9608119B2 (en) 2010-03-02 2017-03-28 Micron Technology, Inc. Semiconductor-metal-on-insulator structures, methods of forming such structures, and semiconductor devices including such structures
WO2011123199A1 (en) 2010-03-31 2011-10-06 S.O.I.Tec Silicon On Insulator Technologies Bonded semiconductor structures and method of forming same
FR2961948B1 (fr) * 2010-06-23 2012-08-03 Soitec Silicon On Insulator Procede de traitement d'une piece en materiau compose
US8461017B2 (en) 2010-07-19 2013-06-11 Soitec Methods of forming bonded semiconductor structures using a temporary carrier having a weakened ion implant region for subsequent separation along the weakened region
TW201214627A (en) 2010-09-10 2012-04-01 Soitec Silicon On Insulator Methods of forming through wafer interconnects in semiconductor structures using sacrificial material and semiconductor structures formes by such methods
WO2012085219A1 (en) 2010-12-23 2012-06-28 Soitec Strain relaxation using metal materials and related structures
US8436363B2 (en) 2011-02-03 2013-05-07 Soitec Metallic carrier for layer transfer and methods for forming the same
US9142412B2 (en) 2011-02-03 2015-09-22 Soitec Semiconductor devices including substrate layers and overlying semiconductor layers having closely matching coefficients of thermal expansion, and related methods
US9082948B2 (en) 2011-02-03 2015-07-14 Soitec Methods of fabricating semiconductor structures using thermal spray processes, and semiconductor structures fabricated using such methods
US8598621B2 (en) 2011-02-11 2013-12-03 Micron Technology, Inc. Memory cells, memory arrays, methods of forming memory cells, and methods of forming a shared doped semiconductor region of a vertically oriented thyristor and a vertically oriented access transistor
US8952418B2 (en) 2011-03-01 2015-02-10 Micron Technology, Inc. Gated bipolar junction transistors
US8519431B2 (en) 2011-03-08 2013-08-27 Micron Technology, Inc. Thyristors
US8338294B2 (en) 2011-03-31 2012-12-25 Soitec Methods of forming bonded semiconductor structures including two or more processed semiconductor structures carried by a common substrate, and semiconductor structures formed by such methods
TWI509713B (zh) * 2011-03-31 2015-11-21 梭意泰科公司 形成結合的半導體結構之方法及用該方法所形成之半導體結構
US8970045B2 (en) 2011-03-31 2015-03-03 Soitec Methods for fabrication of semiconductor structures including interposers with conductive vias, and related structures and devices
FR2973938A1 (fr) * 2011-04-08 2012-10-12 Soitec Silicon On Insulator Procédés de formation de structures semi-conductrices collées, et structures semi-conductrices formées par ces procédés
US20120248621A1 (en) * 2011-03-31 2012-10-04 S.O.I.Tec Silicon On Insulator Technologies Methods of forming bonded semiconductor structures, and semiconductor structures formed by such methods
FR2978600B1 (fr) 2011-07-25 2014-02-07 Soitec Silicon On Insulator Procede et dispositif de fabrication de couche de materiau semi-conducteur
US8772848B2 (en) 2011-07-26 2014-07-08 Micron Technology, Inc. Circuit structures, memory circuitry, and methods
US8617925B2 (en) 2011-08-09 2013-12-31 Soitec Methods of forming bonded semiconductor structures in 3D integration processes using recoverable substrates, and bonded semiconductor structures formed by such methods
US8842945B2 (en) 2011-08-09 2014-09-23 Soitec Methods of forming three dimensionally integrated semiconductor systems including photoactive devices and semiconductor-on-insulator substrates
TWI500123B (zh) 2011-08-09 2015-09-11 索泰克公司 包含內有一個或多個電性、光學及流體互連之互連層之黏附半導體構造之形成方法及應用此等方法形成之黏附半導體構造
US8728863B2 (en) 2011-08-09 2014-05-20 Soitec Methods of forming bonded semiconductor structures including interconnect layers having one or more of electrical, optical, and fluidic interconnects therein, and bonded semiconductor structures formed using such methods
US8673733B2 (en) * 2011-09-27 2014-03-18 Soitec Methods of transferring layers of material in 3D integration processes and related structures and devices
US8841742B2 (en) 2011-09-27 2014-09-23 Soitec Low temperature layer transfer process using donor structure with material in recesses in transfer layer, semiconductor structures fabricated using such methods
TWI573198B (zh) 2011-09-27 2017-03-01 索泰克公司 在三度空間集積製程中轉移材料層之方法及其相關結構與元件
WO2013058222A1 (ja) * 2011-10-18 2013-04-25 富士電機株式会社 固相接合ウエハの支持基板の剥離方法および半導体装置の製造方法
WO2013093590A1 (en) 2011-12-23 2013-06-27 Soitec Methods of fabricating semiconductor structures using thermal spray processes, and semiconductor structures fabricated using such methods
US8916954B2 (en) 2012-02-05 2014-12-23 Gtat Corporation Multi-layer metal support
US8841161B2 (en) 2012-02-05 2014-09-23 GTAT.Corporation Method for forming flexible solar cells
US9136134B2 (en) 2012-02-22 2015-09-15 Soitec Methods of providing thin layers of crystalline semiconductor material, and related structures and devices
KR102031725B1 (ko) 2012-02-22 2019-10-14 소이텍 결정질 반도체 재료의 박층 제공방법 및 관련 구조 및 장치
WO2013132332A1 (en) 2012-03-09 2013-09-12 Soitec Methods for forming semiconductor structures including iii-v semiconductor material using substrates comprising molybdenum, and structures formed by such methods
US8916483B2 (en) 2012-03-09 2014-12-23 Soitec Methods of forming semiconductor structures including III-V semiconductor material using substrates comprising molybdenum
US9245836B2 (en) 2012-06-28 2016-01-26 Soitec Interposers including fluidic microchannels and related structures and methods
US8785294B2 (en) 2012-07-26 2014-07-22 Gtat Corporation Silicon carbide lamina
WO2014020389A1 (en) 2012-07-31 2014-02-06 Soitec Methods of forming semiconductor structures including a conductive interconnection, and related structures
CN104508815B (zh) 2012-07-31 2018-02-13 索泰克公司 使用激光剥离过程制造半导体结构的方法和相关的半导体结构
US9511996B2 (en) 2012-07-31 2016-12-06 Soitec Methods of forming semiconductor structures including MEMS devices and integrated circuits on common sides of substrates, and related structures and devices
CN104507853B (zh) 2012-07-31 2016-11-23 索泰克公司 形成半导体设备的方法
WO2014030040A1 (en) 2012-08-24 2014-02-27 Soitec Methods of forming semiconductor structures and devices including graphene, and related structures and devices
TWI588955B (zh) 2012-09-24 2017-06-21 索泰克公司 使用多重底材形成iii-v族半導體結構之方法及應用此等方法所製作之半導體元件
TWI602315B (zh) 2013-03-08 2017-10-11 索泰克公司 具有經組構成效能更佳之低帶隙主動層之感光元件及相關方法
US9343626B2 (en) 2013-03-15 2016-05-17 Soitec Semiconductor structures having active regions comprising InGaN, methods of forming such semiconductor structures, and light emitting devices formed from such semiconductor structures
TWI593135B (zh) 2013-03-15 2017-07-21 索泰克公司 具有含氮化銦鎵之主動區域之半導體結構,形成此等半導體結構之方法,以及應用此等半導體結構形成之發光元件
FR3003397B1 (fr) 2013-03-15 2016-07-22 Soitec Silicon On Insulator Structures semi-conductrices dotées de régions actives comprenant de l'INGAN
CN104078407B (zh) * 2013-03-29 2018-12-04 济南晶正电子科技有限公司 薄膜和制造薄膜的方法
EP3013735B1 (de) 2013-06-27 2020-04-01 Soitec Verfahren zur herstellung von halbleiterstrukturen mit hohlräumen, die mit verzichtbarem material gefüllt sind
US9165945B1 (en) 2014-09-18 2015-10-20 Soitec Method for fabricating semiconductor structures including transistor channels having different strain states, and related semiconductor structures
US9219150B1 (en) 2014-09-18 2015-12-22 Soitec Method for fabricating semiconductor structures including fin structures with different strain states, and related semiconductor structures
US9209301B1 (en) 2014-09-18 2015-12-08 Soitec Method for fabricating semiconductor layers including transistor channels having different strain states, and related semiconductor layers
FR3068510B1 (fr) 2017-07-03 2019-08-30 Commissariat A L'energie Atomique Et Aux Energies Alternatives Procede de realisation d'une interface destinee a assembler temporairement un support microelectronique et une poignee de manipulation, et interface d'assemblage temporaire

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4846931A (en) * 1988-03-29 1989-07-11 Bell Communications Research, Inc. Method for lifting-off epitaxial films
FR2681472B1 (fr) * 1991-09-18 1993-10-29 Commissariat Energie Atomique Procede de fabrication de films minces de materiau semiconducteur.
JP3112106B2 (ja) * 1991-10-11 2000-11-27 キヤノン株式会社 半導体基材の作製方法
JP2001525991A (ja) * 1997-05-12 2001-12-11 シリコン・ジェネシス・コーポレーション 制御された劈開プロセス
JP3324469B2 (ja) * 1997-09-26 2002-09-17 信越半導体株式会社 Soiウエーハの製造方法ならびにこの方法で製造されるsoiウエーハ
JP2000077287A (ja) * 1998-08-26 2000-03-14 Nissin Electric Co Ltd 結晶薄膜基板の製造方法
US6387829B1 (en) * 1999-06-18 2002-05-14 Silicon Wafer Technologies, Inc. Separation process for silicon-on-insulator wafer fabrication

Also Published As

Publication number Publication date
KR20020010723A (ko) 2002-02-04
EP1194951A1 (de) 2002-04-10
EP1194951B1 (de) 2009-09-09
KR100745700B1 (ko) 2007-08-02
WO2001003171A1 (fr) 2001-01-11
FR2795865B1 (fr) 2001-08-17
JP2003512719A (ja) 2003-04-02
US6809044B1 (en) 2004-10-26
FR2795865A1 (fr) 2001-01-05

Similar Documents

Publication Publication Date Title
DE60042929D1 (de) Herstellung eines dünnen films unter anwendung von druck
DE69811168D1 (de) Beschichtungslösung zur Herstellung eines selektiv durchlässigen Filmes
DE69202897D1 (de) Beschichtungslösung zur Herstellung einer Glas-Gel-Dünnschicht, Glas-Gel-Farbfilter und so hergestellte Anzeigevorrichtung.
DE69930822D1 (de) Beschichtungslösung zur Herstellung eines Sonnenstrahlen ausschneidenden Filmes und daraus hergestellter Film
DE60142320D1 (de) Verfahren zur Herstellung eines Dünnfilms
DE10196026T1 (de) Überzugs-Zusammensetzung zur Verwendung bei der Herstellung eines isolierenden dünnen Films
DE60235738D1 (de) Rutheniumkomplex, Verfahren zu dessen Herstellung und Verfahren zur Herstellung einer Dünnschicht
NO975047D0 (no) Syreblekbart fargestoff inneholdende litografisk trykkplatesammensetning
DE69810001D1 (de) Tintenzusammensetzung zum Herstellung eines lichtechten Bildes
DE60028492D1 (de) Vorrichtung zur Herstellung von Dünnfilmen
DE60023415D1 (de) Verfahren zur Herstellung eines Polarisationsbeugungsfilms
DE60034184D1 (de) Verfahren zur herstellung von filtern mit keramisch porösem film als trennfilm
DE69707994D1 (de) Verfahren zur Herstellung eines wasserabweisenden dünnen Filmes
DE69934643D1 (de) Verfahren zur herstellung eines einkristalls mit halbleitender zusammensetzung
EP1708023A4 (de) Negativ-lichtempfindliche zusammensetzung und negativ-lichtempfindliche lithographische druckplatte
DE69923262D1 (de) Verfahren zur Herstellung von Acetylen-Alcohol-Verbindungen unter Verwendung eines kontinuierlichen Verfahrens
DE60032198D1 (de) Verfahren zur herstellung von filtern mit keramisch porösem film als trennfilm
DE60119202D1 (de) Farbige, transparente, filmbildende Zusammensetzung, Verfahren zu deren Beschichtung und Verfahren zur Entfernung eines daraus hergestellten Films
DE69904000D1 (de) Dünnfilm-Herstellungsvorrichtung zur Herstellung eines dünnen kristallinen Silicium-Films
WO2000001541A1 (en) Self-adhesive decorative devices
EP0754683A4 (de) Etherverbindungen, ihre verwendung und zwischenprodukte zu ihrer herstellung
DE69905719D1 (de) Verfahren zur herstellung eines mikroporösen films
DE69837910D1 (de) Vorrichtung zur herstellung einer kleberschicht, eines doppelseitigen substrats,und eines mehrschichtigen substrats
DE69610384D1 (de) Fotopolymerisierbare Zusammensetzung und fotographische Druckplatte unter Verwendung derselben
DE69014090D1 (de) Wärmehärtendes Überzugsmittel und Herstellung eines pigmentierten Films.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition