[go: up one dir, main page]

DE112006003575B8 - Verfahren und Vorrichtung für einen Nullspannungs-Prozessorschlafzustand - Google Patents

Verfahren und Vorrichtung für einen Nullspannungs-Prozessorschlafzustand Download PDF

Info

Publication number
DE112006003575B8
DE112006003575B8 DE112006003575.4T DE112006003575T DE112006003575B8 DE 112006003575 B8 DE112006003575 B8 DE 112006003575B8 DE 112006003575 T DE112006003575 T DE 112006003575T DE 112006003575 B8 DE112006003575 B8 DE 112006003575B8
Authority
DE
Germany
Prior art keywords
sleep state
zero voltage
voltage processor
processor sleep
zero
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE112006003575.4T
Other languages
English (en)
Other versions
DE112006003575T5 (de
DE112006003575B4 (de
Inventor
Robert Milstrey
Alon Naveh
Varghese George
Sanjeev Jahagirdar
Stephen A. Fischer
John B. Conrad
Shai Rotem
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of DE112006003575T5 publication Critical patent/DE112006003575T5/de
Application granted granted Critical
Publication of DE112006003575B4 publication Critical patent/DE112006003575B4/de
Publication of DE112006003575B8 publication Critical patent/DE112006003575B8/de
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3243—Power saving in microcontroller unit
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3246—Power saving characterised by the action undertaken by software initiated power-off
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3275—Power saving in memory, e.g. RAM, cache
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3293—Power saving characterised by the action undertaken by switching to a less power-consuming processor, e.g. sub-CPU
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1415—Saving, restoring, recovering or retrying at system level
    • G06F11/1441—Resetting or repowering
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/084—Multiuser, multiprocessor or multiprocessing cache systems with a shared cache
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0875—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with dedicated cache, e.g. instruction or stack
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G06F9/4418—Suspend and resume; Hibernate and awake
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/28—Using a specific disk cache architecture
    • G06F2212/281—Single cache
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/30—Providing cache or TLB in specific location of a processing system
    • G06F2212/305—Providing cache or TLB in specific location of a processing system being part of a memory device, e.g. cache DRAM
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/31—Providing disk cache in a specific location of a storage system
    • G06F2212/314—In storage network, e.g. network attached cache
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/30—Systems integrating technologies related to power network operation and communication or information technologies for improving the carbon footprint of the management of residential or tertiary loads, i.e. smart grids as climate change mitigation technology in the buildings sector, including also the last stages of power distribution and the control, monitoring or operating management systems at local level
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00—Reducing energy consumption in communication networks
    • Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P80/00—Climate change mitigation technologies for sector-wide applications
    • Y02P80/10—Efficient use of energy, e.g. using compressed air or pressurized fluid as energy carrier

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computing Systems (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Computer Security & Cryptography (AREA)
  • Power Sources (AREA)
  • Microcomputers (AREA)
  • Continuous-Control Power Sources That Use Transistors (AREA)
DE112006003575.4T 2005-12-30 2006-12-18 Verfahren und Vorrichtung für einen Nullspannungs-Prozessorschlafzustand Expired - Fee Related DE112006003575B8 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/323,254 US7664970B2 (en) 2005-12-30 2005-12-30 Method and apparatus for a zero voltage processor sleep state
US11/323,254 2005-12-30
PCT/US2006/048296 WO2007078925A1 (en) 2005-12-30 2006-12-18 Method and apparatus for a zero voltage processor sleep state

Publications (3)

Publication Number Publication Date
DE112006003575T5 DE112006003575T5 (de) 2008-11-06
DE112006003575B4 DE112006003575B4 (de) 2015-10-08
DE112006003575B8 true DE112006003575B8 (de) 2016-10-20

Family

ID=38050291

Family Applications (2)

Application Number Title Priority Date Filing Date
DE112006003575.4T Expired - Fee Related DE112006003575B8 (de) 2005-12-30 2006-12-18 Verfahren und Vorrichtung für einen Nullspannungs-Prozessorschlafzustand
DE200611004276 Withdrawn DE112006004276A5 (de) 2005-12-30 2006-12-18 Verfahren und Vorrichtung für einen Nullspannungsprozessorschlafzustand

Family Applications After (1)

Application Number Title Priority Date Filing Date
DE200611004276 Withdrawn DE112006004276A5 (de) 2005-12-30 2006-12-18 Verfahren und Vorrichtung für einen Nullspannungsprozessorschlafzustand

Country Status (7)

Country Link
US (14) US7664970B2 (de)
JP (1) JP4875710B2 (de)
KR (1) KR101021405B1 (de)
CN (3) CN104965581B (de)
DE (2) DE112006003575B8 (de)
TW (1) TWI334979B (de)
WO (1) WO2007078925A1 (de)

Families Citing this family (69)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7664970B2 (en) 2005-12-30 2010-02-16 Intel Corporation Method and apparatus for a zero voltage processor sleep state
US7966511B2 (en) 2004-07-27 2011-06-21 Intel Corporation Power management coordination in multi-core processors
US7523327B2 (en) * 2005-03-05 2009-04-21 Intel Corporation System and method of coherent data transfer during processor idle states
US7802116B2 (en) * 2006-09-27 2010-09-21 Intel Corporation Subsystem power management
US8812885B2 (en) * 2006-12-28 2014-08-19 Texas Instruments Incorporated Detecting wake-up events for a chip based on an I/O power supply
US7941683B2 (en) * 2007-05-02 2011-05-10 Advanced Micro Devices, Inc. Data processing device with low-power cache access mode
EP2003534A3 (de) * 2007-06-11 2009-02-18 MediaTek Inc. Verfahren und Vorrichtung zur Verringerung des Stromverbrauchs in einer integrierten Schaltung
US8683247B2 (en) * 2008-06-12 2014-03-25 Advanced Micro Devices, Inc. Method and apparatus for controlling power supply to primary processor and portion of peripheral devices by controlling switches in a power/reset module embedded in secondary processor
KR101000555B1 (ko) * 2008-06-16 2010-12-14 엘지전자 주식회사 동적 전력관리 프로세서의 소음저감장치 및 방법
US8078891B2 (en) 2008-06-30 2011-12-13 Intel Corporation Method, device, and system for guaranteed minimum processor power state dwell time
US7779191B2 (en) * 2008-07-29 2010-08-17 Nvidia Corporation Platform-based idle-time processing
US8028181B2 (en) * 2008-09-19 2011-09-27 Intel Corporation Processor power consumption control and voltage drop via micro-architectural bandwidth throttling
US8122270B2 (en) * 2008-09-29 2012-02-21 Intel Corporation Voltage stabilization for clock signal frequency locking
US8495423B2 (en) 2009-08-11 2013-07-23 International Business Machines Corporation Flash-based memory system with robust backup and restart features and removable modules
US8352770B2 (en) 2009-09-25 2013-01-08 Intel Corporation Method, system and apparatus for low-power storage of processor context information
US8539260B2 (en) * 2010-04-05 2013-09-17 Intel Corporation Method, apparatus, and system for enabling platform power states
US8782456B2 (en) * 2010-06-01 2014-07-15 Intel Corporation Dynamic and idle power reduction sequence using recombinant clock and power gating
US8117498B1 (en) * 2010-07-27 2012-02-14 Advanced Micro Devices, Inc. Mechanism for maintaining cache soft repairs across power state transitions
US8887012B2 (en) * 2010-08-24 2014-11-11 Advanced Micro Devices, Inc. Method and apparatus for saving and restoring soft repair data
US9339224B2 (en) 2011-02-24 2016-05-17 Rochester Institute Of Technology Event dosimeter devices and methods thereof
US10292445B2 (en) 2011-02-24 2019-05-21 Rochester Institute Of Technology Event monitoring dosimetry apparatuses and methods thereof
US8924752B1 (en) 2011-04-20 2014-12-30 Apple Inc. Power management for a graphics processing unit or other circuit
US8924756B2 (en) * 2011-06-27 2014-12-30 Intel Corporation Processor core with higher performance burst operation with lower power dissipation sustained workload mode
KR102023146B1 (ko) * 2011-07-26 2019-09-20 마벨 월드 트레이드 리미티드 인스턴트 온을 갖는 제로 전력 하이버네이션 모드
DE112011105590T5 (de) 2011-09-06 2014-07-03 Intel Corp. Energieeffiziente Prozessorarchitektur
US8856566B1 (en) * 2011-12-15 2014-10-07 Apple Inc. Power management scheme that accumulates additional off time for device when no work is available and permits additional power consumption by device when awakened
US9665144B2 (en) 2011-12-21 2017-05-30 Intel Corporation Methods and systems for energy efficiency and energy conservation including entry and exit latency reduction for low power states
US8874949B2 (en) 2011-12-22 2014-10-28 Intel Corporation Method, apparatus, and system for energy efficiency and energy conservation including enhanced temperature based voltage control
US8819461B2 (en) 2011-12-22 2014-08-26 Intel Corporation Method, apparatus, and system for energy efficiency and energy conservation including improved processor core deep power down exit latency by using register secondary uninterrupted power supply
US9122464B2 (en) 2011-12-22 2015-09-01 Intel Corporation Method, apparatus, and system for energy efficiency and energy conservation including energy efficient processor thermal throttling using deep power down mode
US9400545B2 (en) 2011-12-22 2016-07-26 Intel Corporation Method, apparatus, and system for energy efficiency and energy conservation including autonomous hardware-based deep power down in devices
US8713256B2 (en) 2011-12-23 2014-04-29 Intel Corporation Method, apparatus, and system for energy efficiency and energy conservation including dynamic cache sizing and cache operating voltage management for optimal power performance
US8230247B2 (en) * 2011-12-30 2012-07-24 Intel Corporation Transferring architectural functions of a processor to a platform control hub responsive to the processor entering a deep sleep state
CN103249122B (zh) * 2012-02-14 2016-06-01 宏达国际电子股份有限公司 连线休眠方法、无线通信装置以及计算机可读记录媒体
WO2013137862A1 (en) 2012-03-13 2013-09-19 Intel Corporation Dynamically controlling interconnect frequency in a processor
US9436245B2 (en) 2012-03-13 2016-09-06 Intel Corporation Dynamically computing an electrical design point (EDP) for a multicore processor
US9354689B2 (en) 2012-03-13 2016-05-31 Intel Corporation Providing energy efficient turbo operation of a processor
US9390461B1 (en) 2012-05-08 2016-07-12 Apple Inc. Graphics hardware mode controls
US9250665B2 (en) 2012-06-07 2016-02-02 Apple Inc. GPU with dynamic performance adjustment
US9152205B2 (en) * 2012-08-28 2015-10-06 Intel Corporation Mechanism for facilitating faster suspend/resume operations in computing systems
US8984313B2 (en) 2012-08-31 2015-03-17 Intel Corporation Configuring power management functionality in a processor including a plurality of cores by utilizing a register to store a power domain indicator
WO2014032610A1 (zh) * 2012-09-03 2014-03-06 东南大学 一种面向cpu流水线的错误恢复电路
US9690353B2 (en) * 2013-03-13 2017-06-27 Intel Corporation System and method for initiating a reduced power mode for one or more functional blocks of a processor based on various types of mode request
US9465432B2 (en) * 2013-08-28 2016-10-11 Via Technologies, Inc. Multi-core synchronization mechanism
US9262322B2 (en) * 2013-09-17 2016-02-16 Advanced Micro Devices, Inc. Method and apparatus for storing a processor architectural state in cache memory
US10705961B2 (en) 2013-09-27 2020-07-07 Intel Corporation Scalably mechanism to implement an instruction that monitors for writes to an address
CN105683862B (zh) * 2013-11-29 2019-11-05 英特尔公司 计算设备中的功率管理
KR102210996B1 (ko) * 2014-01-03 2021-02-02 삼성전자주식회사 프로세서 및 프로세서 제어 방법
WO2015116180A1 (en) 2014-01-31 2015-08-06 Hewlett-Packard Development Company, L.P. Functional unit promotion to management unit
US9612643B2 (en) * 2014-03-29 2017-04-04 Intel Corporation Controlling the CPU slew rates based on the battery state of charge
US9426748B2 (en) * 2014-07-11 2016-08-23 Qualcomm Incorporated Dynamic sleep mode based upon battery charge
US9582068B2 (en) * 2015-02-24 2017-02-28 Qualcomm Incorporated Circuits and methods providing state information preservation during power saving operations
CN104731616A (zh) * 2015-03-25 2015-06-24 浪潮集团有限公司 一种关闭Linux OS下Intel CPU节能模式的方法
US10234932B2 (en) * 2015-07-22 2019-03-19 Futurewei Technologies, Inc. Method and apparatus for a multiple-processor system
CN106227317B (zh) * 2016-08-02 2019-02-05 联想(北京)有限公司 一种信号处理方法及电子设备
US10452561B2 (en) 2016-08-08 2019-10-22 Raytheon Company Central processing unit architecture and methods for high availability systems
TWI626535B (zh) * 2017-02-15 2018-06-11 新唐科技股份有限公司 電源管理系統和控制器
US10990159B2 (en) * 2017-04-25 2021-04-27 Apple Inc. Architected state retention for a frequent operating state switching processor
GB2564878B (en) * 2017-07-25 2020-02-26 Advanced Risc Mach Ltd Parallel processing of fetch blocks of data
US11119830B2 (en) * 2017-12-18 2021-09-14 International Business Machines Corporation Thread migration and shared cache fencing based on processor core temperature
US11429385B2 (en) * 2018-12-29 2022-08-30 Intel Corporation Hardware processors and methods for extended microcode patching and reloading
US11703933B2 (en) * 2019-01-24 2023-07-18 Intel Corporation Remote register updates
KR102711403B1 (ko) * 2019-03-27 2024-09-30 에스케이하이닉스 주식회사 컨트롤러 및 그 동작 방법
US11658571B2 (en) 2020-04-01 2023-05-23 Analog Devices International Unlimited Company Low power regulator circuit
KR102809131B1 (ko) * 2020-10-07 2025-05-16 에스케이하이닉스 주식회사 메모리 시스템 및 메모리 시스템의 동작 방법
US11861781B2 (en) 2020-12-28 2024-01-02 Samsung Electronics Co., Ltd. Graphics processing units with power management and latency reduction
GB2608838B (en) * 2021-07-13 2023-08-30 Nordic Semiconductor Asa System timer with high resolution and ultra-low power operation
TWI824464B (zh) * 2022-03-31 2023-12-01 仁寶電腦工業股份有限公司 電子裝置以及用於電子裝置的啟動方法
US20250291403A1 (en) * 2024-03-18 2025-09-18 Qualcomm Incorporated Processors having core control circuits to control core transitions between low power modes and related methods

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030101362A1 (en) * 2001-11-26 2003-05-29 Xiz Dia Method and apparatus for enabling a self suspend mode for a processor
US6711691B1 (en) * 1999-05-13 2004-03-23 Apple Computer, Inc. Power management for computer systems

Family Cites Families (136)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4819154A (en) * 1982-12-09 1989-04-04 Sequoia Systems, Inc. Memory back up system with one cache memory and two physically separated main memories
AT378369B (de) 1983-08-26 1985-07-25 Krems Chemie Gmbh Verfahren zur herstellung von methylolierten melaminen
JPH0195355A (ja) * 1987-10-07 1989-04-13 Mitsubishi Electric Corp マルチプロセッサシステム
US5526487A (en) * 1989-02-09 1996-06-11 Cray Research, Inc. System for multiprocessor communication
US5153535A (en) * 1989-06-30 1992-10-06 Poget Computer Corporation Power supply and oscillator for a computer system providing automatic selection of supply voltage and frequency
US5396635A (en) 1990-06-01 1995-03-07 Vadem Corporation Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system
US5446904A (en) * 1991-05-17 1995-08-29 Zenith Data Systems Corporation Suspend/resume capability for a protected mode microprocessor
JPH06236284A (ja) * 1991-10-21 1994-08-23 Intel Corp コンピュータシステム処理状態を保存及び復元する方法及びコンピュータシステム
JP2880863B2 (ja) 1992-10-29 1999-04-12 株式会社東芝 サスペンド制御方法およびシステム
JP2809962B2 (ja) * 1993-03-02 1998-10-15 株式会社東芝 資源管理方式
US5502838A (en) * 1994-04-28 1996-03-26 Consilium Overseas Limited Temperature management for integrated circuits
JP3304577B2 (ja) * 1993-12-24 2002-07-22 三菱電機株式会社 半導体記憶装置とその動作方法
US5918061A (en) * 1993-12-29 1999-06-29 Intel Corporation Enhanced power managing unit (PMU) in a multiprocessor chip
US5632038A (en) 1994-02-22 1997-05-20 Dell Usa, L.P. Secondary cache system for portable computer
US5623677A (en) 1994-05-13 1997-04-22 Apple Computer, Inc. Apparatus and method for reducing power consumption in a computer system
US5560022A (en) * 1994-07-19 1996-09-24 Intel Corporation Power management coordinator system and interface
US5530879A (en) * 1994-09-07 1996-06-25 International Business Machines Corporation Computer system having power management processor for switching power supply from one state to another responsive to a closure of a switch, a detected ring or an expiration of a timer
JP2005217436A (ja) * 1994-09-13 2005-08-11 Toshiba Corp 半導体装置および半導体集積回路装置
US5990516A (en) 1994-09-13 1999-11-23 Kabushiki Kaisha Toshiba MOSFET with a thin gate insulating film
US5734585A (en) * 1994-11-07 1998-03-31 Norand Corporation Method and apparatus for sequencing power delivery in mixed supply computer systems
JP3028041B2 (ja) * 1995-02-17 2000-04-04 ヤマハ株式会社 楽音要素抽出装置
US5745375A (en) * 1995-09-29 1998-04-28 Intel Corporation Apparatus and method for controlling power usage
US5787294A (en) * 1995-10-13 1998-07-28 Vlsi Technology, Inc. System for reducing the power consumption of a computer system and method therefor
US5812860A (en) * 1996-02-12 1998-09-22 Intel Corporation Method and apparatus providing multiple voltages and frequencies selectable based on real time criteria to control power consumption
US5784628A (en) * 1996-03-12 1998-07-21 Microsoft Corporation Method and system for controlling power consumption in a computer system
US5940785A (en) 1996-04-29 1999-08-17 International Business Machines Corporation Performance-temperature optimization by cooperatively varying the voltage and frequency of a circuit
US5765001A (en) * 1996-04-29 1998-06-09 International Business Machines Corporation Computer system which is operative to change from a normal operating state to a suspend state when a power supply thereof detects that an external source is no longer providing power to said power supply at a predetermined level
US6061711A (en) * 1996-08-19 2000-05-09 Samsung Electronics, Inc. Efficient context saving and restoring in a multi-tasking computing system environment
JPH1091603A (ja) 1996-09-12 1998-04-10 Fujitsu Ltd デュアルｃｐｕシステムにおける立ち上げ同期確立方法及び異常監視方法
US5870616A (en) * 1996-10-04 1999-02-09 International Business Machines Corporation System and method for reducing power consumption in an electronic circuit
US5862368A (en) * 1996-12-11 1999-01-19 Dell Usa, L.P. Process to allow automatic microprocessor clock frequency detection and selection
JP3253881B2 (ja) * 1997-01-06 2002-02-04 株式会社東芝 コンピュータシステムおよびそのシステムにおけるハイバネーション制御方法
AU6140098A (en) 1997-03-31 1998-10-22 Intel Corporation Automatic transitioning between acpi c3 and c2 states
US6167488A (en) 1997-03-31 2000-12-26 Sun Microsystems, Inc. Stack caching circuit with overflow/underflow unit
US6021500A (en) * 1997-05-07 2000-02-01 Intel Corporation Processor with sleep and deep sleep modes
US6223208B1 (en) * 1997-10-03 2001-04-24 International Business Machines Corporation Moving data in and out of processor units using idle register/storage functional units
US6205521B1 (en) 1997-11-03 2001-03-20 Compaq Computer Corporation Inclusion map for accelerated cache flush
US5953685A (en) * 1997-11-26 1999-09-14 Intel Corporation Method and apparatus to control core logic temperature
US6115763A (en) * 1998-03-05 2000-09-05 International Business Machines Corporation Multi-core chip providing external core access with regular operation function interface and predetermined service operation services interface comprising core interface units and masters interface unit
US6408325B1 (en) * 1998-05-06 2002-06-18 Sun Microsystems, Inc. Context switching technique for processors with large register files
US6141762A (en) 1998-08-03 2000-10-31 Nicol; Christopher J. Power reduction in a multiprocessor digital signal processor based on processor load
US6347379B1 (en) * 1998-09-25 2002-02-12 Intel Corporation Reducing power consumption of an electronic device
JP2000112585A (ja) * 1998-10-02 2000-04-21 Toshiba Corp システムｌｓｉ及びパワーマネジメント方法
US6415388B1 (en) * 1998-10-30 2002-07-02 Intel Corporation Method and apparatus for power throttling in a microprocessor using a closed loop feedback system
US6230274B1 (en) 1998-11-03 2001-05-08 Intel Corporation Method and apparatus for restoring a memory device channel when exiting a low power state
US6535798B1 (en) * 1998-12-03 2003-03-18 Intel Corporation Thermal management in a system
US6118306A (en) * 1998-12-03 2000-09-12 Intel Corporation Changing clock frequency
US6272642B2 (en) * 1998-12-03 2001-08-07 Intel Corporation Managing a system's performance state
US6389556B1 (en) * 1999-01-21 2002-05-14 Advanced Micro Devices, Inc. Mechanism to prevent data loss in case of a power failure while a PC is in suspend to RAM state
US6363490B1 (en) * 1999-03-30 2002-03-26 Intel Corporation Method and apparatus for monitoring the temperature of a processor
TW425506B (en) 1999-06-11 2001-03-11 Via Tech Inc Voltage switching device for suspending to RAM mode
WO2001001228A1 (en) 1999-06-29 2001-01-04 Hitachi, Ltd. System lsi
US6571341B1 (en) * 1999-07-23 2003-05-27 Intel Corporation Using a hardware-driven event to wake a computer from a sleeping state
US6584573B1 (en) * 1999-08-30 2003-06-24 Intel Corporation Placing a computer system into a sleeping state
US6523128B1 (en) * 1999-08-31 2003-02-18 Intel Corporation Controlling power for a sleeping state of a computer to prevent overloading of the stand-by power rails by selectively asserting a control signal
TW448352B (en) * 1999-09-06 2001-08-01 Via Tech Inc Power-saving device and method for suspend to RAM
US6505216B1 (en) * 1999-10-01 2003-01-07 Emc Corporation Methods and apparatus for backing-up and restoring files using multiple trails
WO2001035200A1 (en) 1999-11-09 2001-05-17 Advanced Micro Devices, Inc. Dynamically adjusting a processor's operational parameters according to its environment
US6499102B1 (en) 1999-12-29 2002-12-24 Intel Corporation Method of dynamically changing the lowest sleeping state in ACPI
US6550020B1 (en) * 2000-01-10 2003-04-15 International Business Machines Corporation Method and system for dynamically configuring a central processing unit with multiple processing cores
US6633987B2 (en) * 2000-03-24 2003-10-14 Intel Corporation Method and apparatus to implement the ACPI(advanced configuration and power interface) C3 state in a RDRAM based system
US6543698B1 (en) * 2000-04-10 2003-04-08 Heat-N-Glo Fireplace Products, Inc. Fireplace make-up air heat exchange system
US6968469B1 (en) 2000-06-16 2005-11-22 Transmeta Corporation System and method for preserving internal processor context when the processor is powered down and restoring the internal processor context when processor is restored
US6691234B1 (en) 2000-06-16 2004-02-10 Intel Corporation Method and apparatus for executing instructions loaded into a reserved portion of system memory for transitioning a computer system from a first power state to a second power state
US6411157B1 (en) * 2000-06-29 2002-06-25 International Business Machines Corporation Self-refresh on-chip voltage generator
US6438658B1 (en) * 2000-06-30 2002-08-20 Intel Corporation Fast invalidation scheme for caches
US6748545B1 (en) 2000-07-24 2004-06-08 Advanced Micro Devices, Inc. System and method for selecting between a voltage specified by a processor and an alternate voltage to be supplied to the processor
AU2001281088A1 (en) * 2000-08-04 2002-02-18 Marconi Communications, Inc. System and method for implementing a redundant data storage architecture
US6664775B1 (en) 2000-08-21 2003-12-16 Intel Corporation Apparatus having adjustable operational modes and method therefore
US6941480B1 (en) * 2000-09-30 2005-09-06 Intel Corporation Method and apparatus for transitioning a processor state from a first performance mode to a second performance mode
US6678767B1 (en) * 2000-10-06 2004-01-13 Broadcom Corp Bus sampling on one edge of a clock signal and driving on another edge
AU2002236667A1 (en) * 2000-10-31 2002-05-21 Millennial Net, Inc. Networked processing system with optimized power efficiency
US6988214B1 (en) * 2000-11-06 2006-01-17 Dell Products L.P. Processor power state transistions using separate logic control
US6691216B2 (en) * 2000-11-08 2004-02-10 Texas Instruments Incorporated Shared program memory for use in multicore DSP devices
US6845432B2 (en) * 2000-12-28 2005-01-18 Intel Corporation Low power cache architecture
US6738675B2 (en) * 2000-12-30 2004-05-18 Intel Corporation Method, apparatus, and system to reduce microprocessor power dissipation
JP2002215599A (ja) 2001-01-18 2002-08-02 Mitsubishi Electric Corp マルチプロセッサシステムおよびその制御方法
US6883037B2 (en) * 2001-03-21 2005-04-19 Microsoft Corporation Fast data decoder that operates with reduced output buffer bounds checking
KR100424484B1 (ko) * 2001-07-05 2004-03-24 엘지전자 주식회사 중앙 처리 장치용 전원 공급기
JP4733877B2 (ja) 2001-08-15 2011-07-27 富士通セミコンダクター株式会社 半導体装置
US7539878B2 (en) 2001-09-19 2009-05-26 Freescale Semiconductor, Inc. CPU powerdown method and apparatus therefor
FR2832233B1 (fr) * 2001-11-13 2004-01-02 France Telecom Reconfiguration de composants programmables dans un appareil electronique
US6804632B2 (en) * 2001-12-06 2004-10-12 Intel Corporation Distribution of processing activity across processing hardware based on power consumption considerations
US6823240B2 (en) * 2001-12-12 2004-11-23 Intel Corporation Operating system coordinated thermal management
US6714891B2 (en) * 2001-12-14 2004-03-30 Intel Corporation Method and apparatus for thermal management of a power supply to a high performance processor in a computer system
EP1338947A1 (de) 2002-02-22 2003-08-27 Hewlett-Packard Company Leistungszustanduntersystem und Verfahren zur Leistungszustandänderung eines ausgewählten Rechnersystems
US6954864B2 (en) * 2002-03-29 2005-10-11 Intel Corporation Method and apparatus for remotely placing a computing device into a low power state
EP1351146A1 (de) * 2002-04-04 2003-10-08 Hewlett-Packard Company Leistungssteuerungsvorrichtung und Verfahren mit Stromausfallrückstellung
US6920574B2 (en) 2002-04-29 2005-07-19 Apple Computer, Inc. Conserving power by reducing voltage supplied to an instruction-processing portion of a processor
US6885233B2 (en) * 2002-05-02 2005-04-26 Intel Corporation Altering operating frequency and voltage set point of a circuit in response to the operating temperature and instantaneous operating voltage of the circuit
JP2004038642A (ja) * 2002-07-04 2004-02-05 Renesas Technology Corp マルチプロセッサ
US7020786B2 (en) * 2002-07-23 2006-03-28 Dell Products L.P. System and method for selecting a voltage output reference
US6983386B2 (en) * 2002-08-12 2006-01-03 Hewlett-Packard Development Company, L.P. Voltage management of blades in a bladed architecture system based on thermal and power budget allocation
KR100505638B1 (ko) * 2002-08-28 2005-08-03 삼성전자주식회사 워킹 콘텍스트 저장 및 복구 장치 및 방법
US6901298B1 (en) * 2002-09-30 2005-05-31 Rockwell Automation Technologies, Inc. Saving and restoring controller state and context in an open operating system
US20050044429A1 (en) 2003-08-22 2005-02-24 Ip-First Llc Resource utilization mechanism for microprocessor power management
US7076672B2 (en) 2002-10-14 2006-07-11 Intel Corporation Method and apparatus for performance effective power throttling
TW575803B (en) * 2002-10-17 2004-02-11 Uniwill Comp Corp The method of managing portable computer power cord
US7043649B2 (en) * 2002-11-20 2006-05-09 Portalplayer, Inc. System clock power management for chips with multiple processing modules
US7036040B2 (en) * 2002-11-26 2006-04-25 Microsoft Corporation Reliability of diskless network-bootable computers using non-volatile memory cache
US7028196B2 (en) * 2002-12-13 2006-04-11 Hewlett-Packard Development Company, L.P. System, method and apparatus for conserving power consumed by a system having a processor integrated circuit
WO2004061462A1 (en) * 2002-12-23 2004-07-22 Power Measurement Ltd. Power monitoring integrated circuit with communication interface
US6711447B1 (en) * 2003-01-22 2004-03-23 Intel Corporation Modulating CPU frequency and voltage in a multi-core CPU architecture
US7093147B2 (en) 2003-04-25 2006-08-15 Hewlett-Packard Development Company, L.P. Dynamically selecting processor cores for overall power efficiency
US7080269B2 (en) 2003-05-15 2006-07-18 International Business Machines Corporation Method and apparatus for implementing power-saving sleep mode in design with multiple clock domains
JP2005011166A (ja) 2003-06-20 2005-01-13 Renesas Technology Corp 情報処理装置
GB2403561A (en) * 2003-07-02 2005-01-05 Advanced Risc Mach Ltd Power control within a coherent multi-processor system
US7134031B2 (en) 2003-08-04 2006-11-07 Arm Limited Performance control within a multi-processor system
US7412565B2 (en) * 2003-08-18 2008-08-12 Intel Corporation Memory optimization for a computer system having a hibernation mode
US7546418B2 (en) * 2003-08-20 2009-06-09 Dell Products L.P. System and method for managing power consumption and data integrity in a computer system
US7067672B2 (en) * 2003-08-27 2006-06-27 North Carolina State University Regioselective halogenation of nicotine and substituted nicotines
KR100598379B1 (ko) 2003-09-08 2006-07-06 삼성전자주식회사 컴퓨터 시스템 및 그 제어방법
JP4263976B2 (ja) 2003-09-24 2009-05-13 株式会社東芝 オンチップマルチコア型耐タンパプロセッサ
US7174469B2 (en) 2003-09-30 2007-02-06 International Business Machines Corporation Processor power and energy management
US7127560B2 (en) * 2003-10-14 2006-10-24 International Business Machines Corporation Method of dynamically controlling cache size
EP1684180A4 (de) * 2003-11-12 2008-10-29 Matsushita Electric Industrial Co Ltd Cache-speicher und steuerverfahren dafür
JP3834323B2 (ja) * 2004-04-30 2006-10-18 日本電気株式会社 キャッシュメモリおよびキャッシュ制御方法
US7848718B2 (en) * 2004-05-05 2010-12-07 St-Ericsson Sa Method apparatus comprising integrated circuit and method of powering down such circuit
US7401240B2 (en) * 2004-06-03 2008-07-15 International Business Machines Corporation Method for dynamically managing power in microprocessor chips according to present processing demands
JP4262637B2 (ja) * 2004-06-11 2009-05-13 インターナショナル・ビジネス・マシーンズ・コーポレーション 持ち運び可能で蓋体を開いて使用される電子機器、電子機器の制御方法、およびプログラム
JP4421390B2 (ja) * 2004-06-21 2010-02-24 富士通マイクロエレクトロニクス株式会社 半導体集積回路
US20070156992A1 (en) * 2005-12-30 2007-07-05 Intel Corporation Method and system for optimizing latency of dynamic memory sizing
US20060143485A1 (en) * 2004-12-28 2006-06-29 Alon Naveh Techniques to manage power for a mobile device
US7966511B2 (en) 2004-07-27 2011-06-21 Intel Corporation Power management coordination in multi-core processors
US7363523B2 (en) * 2004-08-31 2008-04-22 Intel Corporation Method and apparatus for controlling power management state transitions
US7664970B2 (en) 2005-12-30 2010-02-16 Intel Corporation Method and apparatus for a zero voltage processor sleep state
US7451333B2 (en) * 2004-09-03 2008-11-11 Intel Corporation Coordinating idle state transitions in multi-core processors
JP2006045738A (ja) * 2004-08-09 2006-02-16 Yamaha Motor Co Ltd 鞍乗型車両のライダー用衣服
US20060053325A1 (en) * 2004-09-03 2006-03-09 Chary Ram V Storing system information in a low-latency persistent memory device upon transition to a lower-power state
US20060059486A1 (en) * 2004-09-14 2006-03-16 Microsoft Corporation Call stack capture in an interrupt driven architecture
JP4708752B2 (ja) * 2004-09-28 2011-06-22 キヤノン株式会社 情報処理方法および装置
US7389403B1 (en) 2005-08-10 2008-06-17 Sun Microsystems, Inc. Adaptive computing ensemble microprocessor architecture
US20070043965A1 (en) * 2005-08-22 2007-02-22 Intel Corporation Dynamic memory sizing for power reduction
US7356647B1 (en) 2005-08-23 2008-04-08 Unisys Corporation Cache with integrated capability to write out entire cache
KR100680793B1 (ko) * 2005-11-21 2007-02-08 기아자동차주식회사 자동차의 휠 조립 장치 및 조립 방법
US8799687B2 (en) 2005-12-30 2014-08-05 Intel Corporation Method, apparatus, and system for energy efficiency and energy conservation including optimizing C-state selection under variable wakeup rates

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6711691B1 (en) * 1999-05-13 2004-03-23 Apple Computer, Inc. Power management for computer systems
US20030101362A1 (en) * 2001-11-26 2003-05-29 Xiz Dia Method and apparatus for enabling a self suspend mode for a processor

Also Published As

Publication number Publication date
CN102306048A (zh) 2012-01-04
US20170269672A9 (en) 2017-09-21
US20100146311A1 (en) 2010-06-10
US20120072750A1 (en) 2012-03-22
US20140310544A1 (en) 2014-10-16
DE112006003575T5 (de) 2008-11-06
TWI334979B (en) 2010-12-21
KR20080072095A (ko) 2008-08-05
US20150052377A1 (en) 2015-02-19
US20070157036A1 (en) 2007-07-05
DE112006003575B4 (de) 2015-10-08
US20150169043A1 (en) 2015-06-18
US9141180B2 (en) 2015-09-22
US7953993B2 (en) 2011-05-31
DE112006004276A8 (de) 2016-11-10
US8707066B2 (en) 2014-04-22
US8707062B2 (en) 2014-04-22
JP4875710B2 (ja) 2012-02-15
US9081575B2 (en) 2015-07-14
US9235258B2 (en) 2016-01-12
DE112006004276A5 (de) 2014-12-04
US20130013945A1 (en) 2013-01-10
US9223390B2 (en) 2015-12-29
US7664970B2 (en) 2010-02-16
TW200739332A (en) 2007-10-16
US9841807B2 (en) 2017-12-12
CN101351762A (zh) 2009-01-21
US20150006938A1 (en) 2015-01-01
CN104965581B (zh) 2018-03-02
US20160091958A1 (en) 2016-03-31
US9874925B2 (en) 2018-01-23
US9223389B2 (en) 2015-12-29
US20160098075A1 (en) 2016-04-07
US9870044B2 (en) 2018-01-16
CN104965581A (zh) 2015-10-07
US20110231681A1 (en) 2011-09-22
US20150058667A1 (en) 2015-02-26
US20080072088A1 (en) 2008-03-20
US20170017297A1 (en) 2017-01-19
WO2007078925A1 (en) 2007-07-12
JP2009516309A (ja) 2009-04-16
KR101021405B1 (ko) 2011-03-14

Similar Documents

Publication Publication Date Title
DE112006003575B8 (de) Verfahren und Vorrichtung für einen Nullspannungs-Prozessorschlafzustand
EP2114266A4 (de) Endochirurgische vorrichtung und entsprechendes verfahren
DE602006013863D1 (de) Verfahren und vorrichtung für einen gelenkbohrer
DE602006012746D1 (de) Lithografische Vorrichtung und Herstellungsverfahren
DE602006017954D1 (de) Verbesserte stereolithographische Vorrichtung und Verfahren
DE602006007689D1 (de) Verfahren und vorrichtung für allgemeine lichtbogen-fehlerdetektion
DE602006009923D1 (de) Verfahren und vorrichtung zum mehrwalzverbinden
DE602004021371D1 (de) Verfahren und vorrichtung für einen gemeinsam benutzten mehrbankspeicher
DE602007014060D1 (de) Verfahren und vorrichtung für partitionierung mit reduzierter auflösung
DE602006004532D1 (de) Vorrichtung und Verfahren zum Trockenreinigen
EP1784931A4 (de) Verfahren und vorrichtung für transparente weiterleitung
EP1894423A4 (de) Verfahren und vorrichtung zum ermöglichen von weiterreichung
DE502007001136D1 (de) Vorrichtung und verfahren zum flexiblen klassieren
DE602006010214D1 (de) Vorrichtung und verfahren für präzisionsbearbeitung
DE502007001070D1 (de) Vorrichtung und verfahren zum verbinden von bändern
DE602007012633D1 (de) Lithographische Vorrichtung und Verfahren
DE602006012823D1 (de) Vorrichtung und verfahren zum neusynthetisieren von signalen
DE602005017318D1 (de) Verfahren und Vorrichtung zum Bereitstellen von Entwurfsdaten
DE602006001751D1 (de) Verfahren und Vorrichtung für tiefenbildbasierte Modellierung
DE602006009160D1 (de) Vorrichtung und Verfahren für Sprachverbesserung
ATE499132T1 (de) Inhalationsvorrichtung und verfahren zum zusammenbauen dieser inhalationsvorrichtung
DE112005003619A5 (de) Verfahren und Vorrichtung zur gesundheitlichen Orientierung
DE602006021341D1 (de) Rauchgasnassentschwefelungsvorrichtung und verfahren zur rauchgasnassentschwefelung
DE602006007206D1 (de) Vorrichtung und Verfahren für eine Benutzerschnittstelle
DE502007000050D1 (de) Verfahren und vorrichtung zum überwachten transport von blechen

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
R130 Divisional application to

Ref document number: 112006004276

Country of ref document: DE

R016 Response to examination communication
R130 Divisional application to

Ref document number: 112006004276

Country of ref document: DE

Effective date: 20141010

R016 Response to examination communication
R016 Response to examination communication
R018 Grant decision by examination section/examining division
R020 Patent grant now final
R119 Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal fee