[go: up one dir, main page]

CN210246387U - Power supply switching circuit and electronic equipment - Google Patents

Power supply switching circuit and electronic equipment Download PDF

Info

Publication number
CN210246387U
CN210246387U CN201921267271.8U CN201921267271U CN210246387U CN 210246387 U CN210246387 U CN 210246387U CN 201921267271 U CN201921267271 U CN 201921267271U CN 210246387 U CN210246387 U CN 210246387U
Authority
CN
China
Prior art keywords
power supply
supply unit
resistor
transistor
switching circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201921267271.8U
Other languages
Chinese (zh)
Inventor
Xiaoyan Su
苏小燕
Hui Cai
蔡辉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
PAX Computer Technology Shenzhen Co Ltd
Original Assignee
PAX Computer Technology Shenzhen Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by PAX Computer Technology Shenzhen Co Ltd filed Critical PAX Computer Technology Shenzhen Co Ltd
Priority to CN201921267271.8U priority Critical patent/CN210246387U/en
Application granted granted Critical
Publication of CN210246387U publication Critical patent/CN210246387U/en
Priority to PCT/CN2020/100436 priority patent/WO2021022957A1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JELECTRIC POWER NETWORKS; CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00Circuit arrangements for charging or discharging batteries or for supplying loads from batteries
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JELECTRIC POWER NETWORKS; CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J9/00Circuit arrangements for emergency or stand-by power supply, e.g. for emergency lighting
    • H02J9/04Circuit arrangements for emergency or stand-by power supply, e.g. for emergency lighting in which the distribution system is disconnected from the normal source and connected to a standby source
    • H02J9/06Circuit arrangements for emergency or stand-by power supply, e.g. for emergency lighting in which the distribution system is disconnected from the normal source and connected to a standby source with automatic change-over, e.g. UPS systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Business, Economics & Management (AREA)
  • Emergency Management (AREA)
  • Direct Current Feeding And Distribution (AREA)

Abstract

本申请适用于电源电路设计技术领域,提供了一种电源切换电路及电子设备,包括:一个主供电单元和至少一个辅供电单元;当所述主供电单元和所述辅供电单元同时接入外电时,所述电源切换电路通过所述主供电单元的输出端输出电能;当所述主供电单元和所述辅供电单元中的任一供电单元接入外电时,所述电源切换电路通过接入外电的供电单元的输出端输出电能。在本申请实施例提供的电源切换电路中,允许主供电单元和各个辅供电单元同时接入外电,解决了目前供电电路不能支持同时接入多个充电装置的问题。

Figure 201921267271

The present application is applicable to the technical field of power supply circuit design, and provides a power supply switching circuit and electronic equipment, including: a main power supply unit and at least one auxiliary power supply unit; when the main power supply unit and the auxiliary power supply unit are connected to external power at the same time When the power supply switching circuit outputs power through the output terminal of the main power supply unit; when any one of the main power supply unit and the auxiliary power supply unit is connected to external power, the power supply switching circuit The output terminal of the external power supply unit outputs electrical energy. In the power supply switching circuit provided by the embodiment of the present application, the main power supply unit and each auxiliary power supply unit are allowed to be connected to external power at the same time, which solves the problem that the current power supply circuit cannot support simultaneous access to multiple charging devices.

Figure 201921267271

Description

Power supply switching circuit and electronic equipment
Technical Field
The application belongs to the technical field of power supply circuit design, and particularly relates to a power supply switching circuit and electronic equipment.
Background
Many consumers, such as POS machines, are often configured with multiple charging modes. The electric equipment can be charged through the charging base, and the electric equipment can also be charged through the USB interface on the electric equipment. Generally, one electric device can only select one charging mode for charging at a certain time, and a plurality of charging devices cannot be connected simultaneously. The simultaneous access of a plurality of charging devices can cause great adverse effects on the electric equipment.
When many users use electric devices, it is often desirable for the users to keep the electric devices full of electricity at all times for convenience of use. Therefore, the electric equipment needs to be connected with a plurality of different charging devices at the same time, so as to ensure that at least one charging device can effectively charge the electric equipment; however, the power supply circuits commonly used in the consumers do not support simultaneous access to a plurality of charging devices.
Disclosure of Invention
In view of this, embodiments of the present disclosure provide a power switching circuit and an electronic device to solve a problem that a current power supply circuit cannot support simultaneous access to multiple charging devices.
According to a first aspect, an embodiment of the present application provides a power switching circuit, including: a main power supply unit and at least one auxiliary power supply unit; when the main power supply unit and the auxiliary power supply unit are simultaneously connected with external power, the power supply switching circuit outputs electric energy through the output end of the main power supply unit; when any one of the main power supply unit and the auxiliary power supply unit is connected with an external power, the power supply switching circuit outputs electric energy through the output end of the power supply unit connected with the external power.
With reference to the first aspect, in some embodiments of the present application, the main power supply unit includes: a resistor R794, a transistor Q29, a resistor R812 and a double PMOS chip Q56; the resistor R794 is connected between the external power of the main power supply unit and the base of the transistor Q29; the emitter of the transistor Q29 is grounded, the collector of the transistor Q29 is connected with the first end of the resistor R812, and the second end of the resistor R812 is respectively connected with the first gate, the second gate, the first source and the second source of the double PMOS chip Q56; the first drain of the double PMOS chip Q56 is electrically connected with the external power supply unit, and the second drain of the double PMOS chip Q56 is used for outputting electric energy when the external power supply unit is powered on.
With reference to the first aspect, in some embodiments of the present application, the main power supply unit further includes: a resistor R809 and a capacitor C764; a first end of the resistor R809 is connected with a second end of the resistor R812, and a second end of the resistor R809 is respectively connected with a first source and a second source of the double PMOS chip Q56; the capacitor C764 is connected in parallel to two ends of the resistor R809.
With reference to the first aspect, in some embodiments of the present application, the main power supply unit further includes: resistor R795, transistor Q41, and resistor R968; a first end of the resistor R795 is electrically connected with the external power of the main power supply unit, and a second end of the resistor R795 is connected with the base of the transistor Q41; the emitter of the transistor Q41 is grounded, the collector of the transistor Q41 is connected with the first end of the resistor R968, and the second end of the resistor R968 is connected with a direct current power supply; the collector of the transistor Q41 is also used to output a signal indicating whether the external power of the main power supply unit is powered up.
With reference to the first aspect, in some embodiments of the present application, the secondary power supply unit includes: the resistor R714, the transistor Q31, the resistor R796, the double PMOS chip U40 and the transistor Q55; the base of the transistor Q55 is electrically connected with the outside of the main power supply unit, the emitter of the transistor Q55 is grounded, and the collector of the transistor Q55 is connected with the base of the transistor Q31; the resistor R714 is connected between the external power of the auxiliary power supply unit and the base of the transistor Q31; the emitter of the transistor Q31 is grounded, the collector of the transistor Q31 is connected with a first end of the resistor R796, and a second end of the resistor R796 is respectively connected with a first gate, a second gate, a first source and a second source of the double PMOS chip U40; the first drain of the double PMOS chip U40 is electrically connected with the external power supply unit, and the second drain of the double PMOS chip U40 is used for outputting electric energy when only the external power supply unit is powered on.
With reference to the first aspect, in some embodiments of the present application, the secondary power supply unit further includes: resistor R810 and capacitor C267; a first end of the resistor R810 is connected to a second end of the resistor R796, and a second end of the resistor R810 is connected to a first source and a second source of the dual PMOS chip U40, respectively; the capacitor C267 is connected in parallel across the resistor R810.
With reference to the first aspect, in some embodiments of the present application, the secondary power supply unit further includes: a resistor R1001 and a capacitor C978; the resistor R1001 is connected between the base of the transistor Q55 and the external power of the main power supply unit; the capacitor C978 is connected between the base of the transistor Q55 and ground.
With reference to the first aspect, in some embodiments of the present application, the secondary power supply unit further includes: resistor R769 and transistor Q32; a first terminal of the resistor R769 receives a control signal for controlling whether the auxiliary power supply unit is enabled, and a second terminal of the resistor R769 is connected with the base of the transistor Q32; the emitter of the transistor Q32 is grounded, and the collector of the transistor Q32 is connected to the base of the transistor Q31.
With reference to the first aspect, in some embodiments of the present application, the secondary power supply unit further includes: resistor R769 and transistor Q32; a first terminal of the resistor R769 receives a control signal for controlling whether the auxiliary power supply unit is enabled, and a second terminal of the resistor R769 is connected with the base of the transistor Q32; the emitter of the transistor Q32 is grounded, and the collector of the transistor Q32 is connected to the base of the transistor Q31.
According to a second aspect, an embodiment of the present application provides an electronic device, including the power switching circuit as described in the first aspect or any implementation manner of the first aspect.
In the power switching circuit provided by the embodiment of the application, the main power supply unit and each auxiliary power supply unit are allowed to be simultaneously connected to external power, and only the main power supply unit is controlled to be connected under the condition that the main power supply unit and each auxiliary power supply unit are simultaneously connected to the external power, so that the power switching circuit provided by the embodiment of the application can realize charging under the condition that a plurality of power supply units are simultaneously powered on, and the problem that the conventional power supply circuit cannot support simultaneous connection of a plurality of charging devices is solved.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present application, the drawings needed to be used in the embodiments or the prior art descriptions will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present application, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without inventive exercise.
Fig. 1 is a schematic system structure diagram of a power switching circuit according to an embodiment of the present disclosure;
FIG. 2 is a schematic circuit diagram of a power switching circuit according to an embodiment of the present disclosure;
fig. 3 is a schematic diagram of an electronic device provided in an embodiment of the present application.
Detailed Description
In the following description, for purposes of explanation and not limitation, specific details are set forth, such as particular system structures, techniques, etc. in order to provide a thorough understanding of the embodiments of the present application. It will be apparent, however, to one skilled in the art that the present application may be practiced in other embodiments that depart from these specific details. In other instances, detailed descriptions of well-known systems, devices, circuits, and methods are omitted so as not to obscure the description of the present application with unnecessary detail.
In order to explain the technical solution described in the present application, the following description will be given by way of specific examples.
An embodiment of the present application provides a power switching circuit, as shown in fig. 1, the power switching circuit may include: a main power supply unit and at least one auxiliary power supply unit.
When the main power supply unit and each auxiliary power supply unit are simultaneously connected with external power, the power supply switching circuit outputs electric energy through the output end of the main power supply unit.
When any one of the main power supply unit and the auxiliary power supply unit is connected with the external power, the power supply switching circuit outputs electric energy through the output end of the power supply unit connected with the external power.
In the power supply switching circuit shown in fig. 1, one main power supply unit and one auxiliary power supply unit are schematically drawn. In practical application, a user can freely set the number of the auxiliary power supply units according to needs, and the embodiment of the application does not limit the number.
In a particular real-time manner, as shown in fig. 2, the main power supply unit may include: resistor R794, transistor Q29, resistor R812 and double PMOS chip Q56.
Specifically, the resistor R794 is connected between the external power of the main power supply unit and the base of the transistor Q29. The emitter of the transistor Q29 is grounded, the collector of the transistor Q29 is connected to the first terminal of the resistor R812, and the second terminal of the resistor R812 is connected to the first gate, the second gate, the first source and the second source of the dual PMOS chip Q56, respectively.
The first drain of the double PMOS chip Q56 is electrically connected to the external power of the main power supply unit, and the second drain of the double PMOS chip Q56 is used for outputting power when the external power of the main power supply unit is powered on.
Optionally, a resistor R809 and a capacitor C764 may be added to the main power supply unit.
Specifically, a first end of the resistor R809 is connected to a second end of the resistor R812, and a second end of the resistor R809 is connected to a first source and a second source of the dual PMOS chip Q56, respectively. The capacitor C764 is connected in parallel across the resistor R809.
The resistor R809 and the capacitor C764 form an RC delay circuit, so that the voltage on the first gate and the second gate of the dual PMOS chip Q56 can be slowly reduced, the dual PMOS chip Q56 can be slowly turned on, and slow start of power supply is realized.
Optionally, a resistor R795, a transistor Q41, and a resistor R968 may be additionally provided in the main power supply unit.
Specifically, a first terminal of the resistor R795 is electrically connected to the outside of the main power supply unit, and a second terminal of the resistor R795 is connected to the base of the transistor Q41. The emitter of the transistor Q41 is grounded, the collector of the transistor Q41 is connected to a first terminal of a resistor R968, and a second terminal of the resistor R968 is connected to a dc power supply. The collector of the transistor Q41 is also used to output a signal indicating whether the external power of the main power supply unit is powered up.
When the external power of the main power supply unit is powered on, BASE _ PWR in fig. 2 is high, the transistor Q41 is turned on, and the signal AP _ BASE output by the collector of the transistor Q41 is a low level signal; when the external power of the main power supply unit is turned off, BASE _ PWR in fig. 2 is low, Q41 is turned off, and the transistor Q41 is turned off, so that AP _ BASE output by the collector of the transistor Q41 is a high signal. The signal AP _ BASE output by the collector of the transistor Q41 can reflect whether the main power supply unit is powered up.
In another embodiment, as shown in fig. 2, the auxiliary power supply unit may include: resistor R714, transistor Q31, resistor R796, double PMOS chip U40 and transistor Q55.
Specifically, the base of the transistor Q55 is electrically connected to the outside of the main power supply unit, the emitter of the transistor Q55 is grounded, and the collector of the transistor Q55 is connected to the base of the transistor Q31. The resistor R714 is connected between the external power of the auxiliary power supply unit and the base of the transistor Q31. The emitter of the transistor Q31 is grounded, the collector of the transistor Q31 is connected to a first terminal of a resistor R796, and a second terminal of the resistor R796 is connected to the first gate, the second gate, the first source and the second source of the dual PMOS chip U40, respectively.
The first drain of the double PMOS chip U40 is electrically connected to the external power of the auxiliary power supply unit, and the second drain of the double PMOS chip U40 is used for outputting power when only the external power of the auxiliary power supply unit is powered on.
Only when the external power of the main power supply unit is powered down and the external power of the auxiliary power supply unit is powered up, i.e. when the BASE _ PWR in fig. 2 is low and the USB _ VCC is high, the transistor Q31 is turned on, so that the dual PMOS chip U40 is turned on, and the output end of the auxiliary power supply unit outputs electric energy.
Optionally, a resistor R810 and a capacitor C267 may be additionally provided in the auxiliary power supply unit.
A first terminal of the resistor R810 is connected to a second terminal of the resistor R796, and a second terminal of the resistor R810 is connected to a first source and a second source of the dual PMOS chip U40, respectively. The capacitor C267 is connected in parallel across the resistor R810.
The resistor R810 and the capacitor C267 form an RC delay circuit, which can slowly decrease the voltage on the first gate and the second gate of the dual PMOS chip U40, so that the dual PMOS chip U40 is turned on slowly, slow start of power supply is realized, and damage to the back-end circuit due to an excessively high and excessively fast pulse voltage when the external power of the auxiliary power supply unit is suddenly powered on, i.e., when the USB _ VCC in fig. 2 is inserted instantaneously is avoided.
Optionally, a resistor R1001 and a capacitor C978 may be additionally provided in the auxiliary power supply unit.
Specifically, the resistor R1001 is connected between the base of the transistor Q55 and the external power of the main power supply unit. Capacitor C978 is connected between the base of transistor Q55 and ground.
When the external power of the main power supply unit and the external power of the auxiliary power supply unit are powered on simultaneously, i.e., both BASE _ PWR and USB _ VCC in fig. 2 are high, it is necessary to preferentially supply power to the outside through the main power supply unit.
BASE _ PWR in fig. 2 can control the turn-off or turn-on of the transistor Q31 through the transistor Q55. When both BASE _ PWR and USB _ VCC in fig. 2 are high, the transistor Q55 is turned on, so that the transistor Q31 is turned off, the dual PMOS chip U40 is turned off, and the auxiliary power unit is turned off. At the same time, the transistor Q29 is turned on, thereby turning on the dual PMOS chip Q56 and turning on the main power supply unit.
When the external power of the main power supply unit and the external power of the auxiliary power supply unit are powered on simultaneously, and the main power supply unit supplies power preferentially, if the main power supply unit is removed suddenly, the dual-PMOS chip Q56 needs to be ensured to be turned off first, and then the dual-PMOS chip U40 needs to be turned on. The power supply switching circuit provided by the embodiment of the application can avoid that the double PMOS chips U40 and the double PMOS chips Q56 are opened simultaneously, and the output electric energy of the auxiliary power supply unit is prevented from flowing backwards to the main power supply unit. Because the double PMOS chips are in an incomplete conduction state, when the double PMOS chip U40 and the double PMOS chip Q56 are simultaneously turned on, the levels of the output V _ CHG of the main power supply unit and the auxiliary power supply unit in the power supply switching circuit are clamped below 5V, and normal power supply cannot be realized.
In addition, the problem can be solved by increasing the resistor R794, reducing the resistor R1001 and increasing the capacitor C978 to ensure that the double PMOS chip Q56 is turned off first and then the double PMOS chip U40 is turned on again.
Optionally, a resistor R769 and a transistor Q32 may be added to the auxiliary power supply unit.
A first terminal of the resistor R769 receives a control signal for controlling whether the auxiliary power supply unit is enabled, and a second terminal of the resistor R769 is connected to the base of the transistor Q32. The emitter of the transistor Q32 is grounded, and the collector of the transistor Q32 is connected to the base of the transistor Q31.
When the auxiliary power supply unit adopts the USB adapter as external power, the use state management of the USB can be realized through the resistor R769 and the transistor Q32.
In fig. 2, AP _ USB may be used to switch the use state of USB. The usage status of a general USB may include USB boost and USB Charge. The USB HOST indicates that the USB is set in the HOST device state, the corresponding peripheral device may be a mouse, a keyboard, a hard disk, a USB disk, an MP3, or a USB gamepad, and the peripheral device may read corresponding data information in the USB HOST state. USB Charge indicates that the USB setting is in the USB charger state.
When AP _ USB is high in FIG. 2, USB HOST is enabled; when AP _ USB is low in FIG. 2, USB Charge is enabled.
An embodiment of the present application further provides an electronic device, as shown in fig. 3, where the electronic device 200 includes the power switching circuit 100 as shown in fig. 1 or fig. 2. In the electronic apparatus 200 shown in fig. 3, the configuration of the electronic apparatus 200 is schematically described based on the power supply switching circuit shown in fig. 1. When the user uses the electronic device 200, the power switching circuit shown in fig. 2 may be selected as needed, which is not limited in the embodiment of the present application.
The above-mentioned embodiments are only used for illustrating the technical solutions of the present application, and not for limiting the same; although the present application has been described in detail with reference to the foregoing embodiments, it should be understood by those of ordinary skill in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; such modifications and substitutions do not substantially depart from the spirit and scope of the embodiments of the present application and are intended to be included within the scope of the present application.

Claims (10)

1.一种电源切换电路,其特征在于,包括:一个主供电单元和至少一个辅供电单元;1. A power supply switching circuit, comprising: a main power supply unit and at least one auxiliary power supply unit; 当所述主供电单元和所述辅供电单元同时接入外电时,所述电源切换电路通过所述主供电单元的输出端输出电能;When the main power supply unit and the auxiliary power supply unit are connected to external power at the same time, the power switching circuit outputs electric energy through the output end of the main power supply unit; 当所述主供电单元和所述辅供电单元中的任一供电单元接入外电时,所述电源切换电路通过接入外电的供电单元的输出端输出电能。When any one of the main power supply unit and the auxiliary power supply unit is connected to external power, the power switching circuit outputs electric energy through the output end of the power supply unit connected to the external power. 2.如权利要求1所述的电源切换电路,其特征在于,所述主供电单元包括:电阻R794、晶体管Q29、电阻R812和双PMOS芯片Q56;2. The power switching circuit according to claim 1, wherein the main power supply unit comprises: a resistor R794, a transistor Q29, a resistor R812 and a dual PMOS chip Q56; 所述电阻R794连接在所述主供电单元的外电与所述晶体管Q29的基极之间;The resistor R794 is connected between the external power of the main power supply unit and the base of the transistor Q29; 所述晶体管Q29的发射极接地,所述晶体管Q29的集电极与所述电阻R812的第一端连接,所述电阻R812的第二端分别与所述双PMOS芯片Q56的第一栅极、第二栅极、第一源极和第二源极连接;The emitter of the transistor Q29 is grounded, the collector of the transistor Q29 is connected to the first terminal of the resistor R812, and the second terminal of the resistor R812 is respectively connected to the first gate and the second terminal of the dual PMOS chip Q56. Two gates, a first source and a second source are connected; 所述双PMOS芯片Q56的第一漏极与所述主供电单元的外电连接,所述双PMOS芯片Q56的第二漏极用于在所述主供电单元的外电上电时输出电能。The first drain of the dual PMOS chip Q56 is electrically connected to the outside of the main power supply unit, and the second drain of the dual PMOS chip Q56 is used to output electric energy when the external power of the main power supply unit is powered on. 3.如权利要求2所述的电源切换电路,其特征在于,所述主供电单元还包括:电阻R809和电容C764;3. The power switching circuit according to claim 2, wherein the main power supply unit further comprises: a resistor R809 and a capacitor C764; 所述电阻R809的第一端与所述电阻R812的第二端连接,所述电阻R809的第二端与分别与所述双PMOS芯片Q56的第一源极和第二源极连接;The first end of the resistor R809 is connected to the second end of the resistor R812, and the second end of the resistor R809 is connected to the first source and the second source of the dual PMOS chip Q56 respectively; 所述电容C764并联在所述电阻R809的两端。The capacitor C764 is connected in parallel with both ends of the resistor R809. 4.如权利要求2或3所述的电源切换电路,其特征在于,所述主供电单元还包括:电阻R795、晶体管Q41和电阻R968;4. The power switching circuit according to claim 2 or 3, wherein the main power supply unit further comprises: a resistor R795, a transistor Q41 and a resistor R968; 所述电阻R795的第一端与所述主供电单元的外电连接,所述电阻R795的第二端与所述晶体管Q41的基极连接;The first end of the resistor R795 is electrically connected to the outside of the main power supply unit, and the second end of the resistor R795 is connected to the base of the transistor Q41; 所述晶体管Q41的发射极接地,所述晶体管Q41的集电极与所述电阻R968的第一端连接,所述电阻R968的第二端与直流电源连接;The emitter of the transistor Q41 is grounded, the collector of the transistor Q41 is connected to the first end of the resistor R968, and the second end of the resistor R968 is connected to the DC power supply; 所述晶体管Q41的集电极还用于输出用于指示所述主供电单元的外电是否上电的信号。The collector of the transistor Q41 is also used to output a signal for indicating whether the external power of the main power supply unit is powered on. 5.如权利要求1所述的电源切换电路,其特征在于,所述辅供电单元包括:电阻R714、晶体管Q31、电阻R796、双PMOS芯片U40和晶体管Q55;5. The power switching circuit according to claim 1, wherein the auxiliary power supply unit comprises: a resistor R714, a transistor Q31, a resistor R796, a dual PMOS chip U40 and a transistor Q55; 所述晶体管Q55的基极与所述主供电单元的外电连接,所述晶体管Q55的发射极接地,所述晶体管Q55的集电极与所述晶体管Q31的基极连接;The base of the transistor Q55 is electrically connected to the outside of the main power supply unit, the emitter of the transistor Q55 is grounded, and the collector of the transistor Q55 is connected to the base of the transistor Q31; 所述电阻R714连接在所述辅供电单元的外电与所述晶体管Q31的基极之间;The resistor R714 is connected between the external power of the auxiliary power supply unit and the base of the transistor Q31; 所述晶体管Q31的发射极接地,所述晶体管Q31的集电极与所述电阻R796的第一端连接,所述电阻R796的第二端分别与所述双PMOS芯片U40的第一栅极、第二栅极、第一源极和第二源极连接;The emitter of the transistor Q31 is grounded, the collector of the transistor Q31 is connected to the first end of the resistor R796, and the second end of the resistor R796 is respectively connected to the first gate and the second gate of the dual PMOS chip U40. Two gates, a first source and a second source are connected; 所述双PMOS芯片U40的第一漏极与所述辅供电单元的外电连接,所述双PMOS芯片U40的第二漏极用于在仅有所述辅供电单元的外电上电时输出电能。The first drain of the dual PMOS chip U40 is electrically connected to the outside of the auxiliary power supply unit, and the second drain of the dual PMOS chip U40 is used to output electric energy when only the external power of the auxiliary power supply unit is powered on. 6.如权利要求5所述的电源切换电路,其特征在于,所述辅供电单元还包括:电阻R810和电容C267;6. The power switching circuit according to claim 5, wherein the auxiliary power supply unit further comprises: a resistor R810 and a capacitor C267; 所述电阻R810的第一端与所述电阻R796的第二端连接,所述电阻R810的第二端与分别与所述双PMOS芯片U40的第一源极和第二源极连接;The first end of the resistor R810 is connected to the second end of the resistor R796, and the second end of the resistor R810 is connected to the first source and the second source of the dual PMOS chip U40 respectively; 所述电容C267并联在所述电阻R810的两端。The capacitor C267 is connected in parallel with both ends of the resistor R810. 7.如权利要求5或6所述的电源切换电路,其特征在于,所述辅供电单元还包括:电阻R1001和电容C978;7. The power switching circuit according to claim 5 or 6, wherein the auxiliary power supply unit further comprises: a resistor R1001 and a capacitor C978; 所述电阻R1001连接在所述晶体管Q55的基极与所述主供电单元的外电之间;The resistor R1001 is connected between the base of the transistor Q55 and the external power of the main power supply unit; 所述电容C978连接在所述晶体管Q55的基极与地之间。The capacitor C978 is connected between the base of the transistor Q55 and ground. 8.如权利要求5或6所述的电源切换电路,其特征在于,所述辅供电单元还包括:电阻R769和晶体管Q32;8. The power switching circuit according to claim 5 or 6, wherein the auxiliary power supply unit further comprises: a resistor R769 and a transistor Q32; 所述电阻R769的第一端接收用于控制所述辅供电单元是否使能的控制信号,所述电阻R769的第二端与所述晶体管Q32的基极连接;The first end of the resistor R769 receives a control signal for controlling whether the auxiliary power supply unit is enabled, and the second end of the resistor R769 is connected to the base of the transistor Q32; 所述晶体管Q32的发射极接地,所述晶体管Q32的集电极与所述晶体管Q31的基极连接。The emitter of the transistor Q32 is grounded, and the collector of the transistor Q32 is connected to the base of the transistor Q31. 9.如权利要求7所述的电源切换电路,其特征在于,所述辅供电单元还包括:电阻R769和晶体管Q32;9. The power switching circuit of claim 7, wherein the auxiliary power supply unit further comprises: a resistor R769 and a transistor Q32; 所述电阻R769的第一端接收用于控制所述辅供电单元是否使能的控制信号,所述电阻R769的第二端与所述晶体管Q32的基极连接;The first end of the resistor R769 receives a control signal for controlling whether the auxiliary power supply unit is enabled, and the second end of the resistor R769 is connected to the base of the transistor Q32; 所述晶体管Q32的发射极接地,所述晶体管Q32的集电极与所述晶体管Q31的基极连接。The emitter of the transistor Q32 is grounded, and the collector of the transistor Q32 is connected to the base of the transistor Q31. 10.一种电子设备,所述电子设备包括如权利要求1至9任一项所述的电源切换电路。10. An electronic device comprising the power switching circuit according to any one of claims 1 to 9.
CN201921267271.8U 2019-08-05 2019-08-05 Power supply switching circuit and electronic equipment Active CN210246387U (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201921267271.8U CN210246387U (en) 2019-08-05 2019-08-05 Power supply switching circuit and electronic equipment
PCT/CN2020/100436 WO2021022957A1 (en) 2019-08-05 2020-07-06 Power source switching circuit and electronic apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201921267271.8U CN210246387U (en) 2019-08-05 2019-08-05 Power supply switching circuit and electronic equipment

Publications (1)

Publication Number Publication Date
CN210246387U true CN210246387U (en) 2020-04-03

Family

ID=69963089

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201921267271.8U Active CN210246387U (en) 2019-08-05 2019-08-05 Power supply switching circuit and electronic equipment

Country Status (2)

Country Link
CN (1) CN210246387U (en)
WO (1) WO2021022957A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111600482A (en) * 2020-06-30 2020-08-28 京东方科技集团股份有限公司 Display Motherboards and Display Units
WO2021022957A1 (en) * 2019-08-05 2021-02-11 百富计算机技术(深圳)有限公司 Power source switching circuit and electronic apparatus

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102201697B (en) * 2011-05-20 2016-01-20 中兴通讯股份有限公司 Internet device and charging inlet automatic switching method, device and circuit
CN204721079U (en) * 2015-04-20 2015-10-21 北京航天自动控制研究所 Dual-power automatic switching and charging circuit
CN206461424U (en) * 2017-02-10 2017-09-01 深圳市力通威电子科技有限公司 The seamless switching circuit of dual power supply
KR20180122254A (en) * 2017-05-02 2018-11-12 한국전자통신연구원 Apparatus for converting power and method for using the same
CN209593086U (en) * 2019-04-11 2019-11-05 成都新橙北斗智联有限公司 It is a kind of without intersect or reverse current conduction can hand automatically switch power supply switch circuit
CN210246387U (en) * 2019-08-05 2020-04-03 百富计算机技术(深圳)有限公司 Power supply switching circuit and electronic equipment
CN211266569U (en) * 2019-12-30 2020-08-14 上海移远通信科技有限公司 Main and auxiliary battery switching circuit for intelligent module and terminal comprising same

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2021022957A1 (en) * 2019-08-05 2021-02-11 百富计算机技术(深圳)有限公司 Power source switching circuit and electronic apparatus
CN111600482A (en) * 2020-06-30 2020-08-28 京东方科技集团股份有限公司 Display Motherboards and Display Units

Also Published As

Publication number Publication date
WO2021022957A1 (en) 2021-02-11

Similar Documents

Publication Publication Date Title
CN114270686B (en) Secondary controlled active clamp implementation for improved efficiency
JP5791007B2 (en) Power supply apparatus and method, and user apparatus
TWI494863B (en) Dual-interface card reader module
CN104638732B (en) Have both the system and method for accessing external equipment and battery charging management function
CN108233451A (en) Electronic device and charging method thereof
CN113328734B (en) Quick blocking switch
WO2013097381A1 (en) Mobile terminal and charge device and method thereof
WO2020263530A1 (en) Communicating fault indications between primary and secondary controllers in a secondary-controlled flyback converters
CN105720631B (en) An electronic terminal and charging equipment
CN105426332B (en) Communication interface circuit, portable electronic device and electronic system
EP3084916A1 (en) Apparatus for charge recovery during low power mode
WO2014187415A1 (en) Charging cable and charging system
CN210246387U (en) Power supply switching circuit and electronic equipment
CN104393629B (en) Intelligent power supply management circuit of digital oscillograph
US20140292257A1 (en) Electronic device and charging circuit thereof
CN112737057A (en) Charging and discharging circuit and electronic equipment
WO2018224010A9 (en) Power supply conversion circuit, charging device, and system
CN104901349A (en) Expandable device and power supply method thereof
CN108683248A (en) Power source switching circuit and switching method, power supply unit
CN103904698A (en) Battery unit, terminal equipment and battery unit configuration method
KR20150105809A (en) control circuit including load switch, electronic apparatus including the load switch and controlling method thereof
US11594870B2 (en) Systems and methods for extending fault timer to prevent overcurrent protection shutdown during powering on of information handling system
WO2026008019A1 (en) Multifunctional charging apparatus supporting bidirectional blind insertion
CN105680513A (en) Electronic device with power supply circuit
CN202257555U (en) USB terminal

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant