CN203480809U - Pixel circuit and displayer - Google Patents
Pixel circuit and displayer Download PDFInfo
- Publication number
- CN203480809U CN203480809U CN201320555056.4U CN201320555056U CN203480809U CN 203480809 U CN203480809 U CN 203480809U CN 201320555056 U CN201320555056 U CN 201320555056U CN 203480809 U CN203480809 U CN 203480809U
- Authority
- CN
- China
- Prior art keywords
- module
- transistor
- light emitting
- circuit
- pixel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Landscapes
- Control Of El Displays (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
本实用新型公开了一种像素电路及显示器,用以减小像素电路尺寸,进而减小像素间距,提高单位面积内所拥有的像素数目,提升画面显示品质。所述像素电路包括:第一像素子电路和第二像素子电路,以及与所述第一像素子电路和第二像素子电路连接的初始化模块和数据电压写入模块,初始化模块连接复位信号端和低电位端,用于在复位信号端输入的复位信号控制下对第一像素子电路和第二像素子电路进行初始化;数据电压写入模块连接数据电压和门信号端,用于在门信号端输入的信号控制下先对第一像素子电路写入第一数据电压,并对所述第一像素子电路的驱动模块进行补偿,然后对第二像素子电路写入第二数据电压,并对第二像素子电路的驱动模块进行补偿。
The utility model discloses a pixel circuit and a display, which are used for reducing the size of the pixel circuit, further reducing the pixel pitch, increasing the number of pixels in a unit area, and improving the picture display quality. The pixel circuit includes: a first pixel sub-circuit and a second pixel sub-circuit, an initialization module and a data voltage writing module connected to the first pixel sub-circuit and the second pixel sub-circuit, and the initialization module is connected to a reset signal terminal and the low potential terminal, used to initialize the first pixel sub-circuit and the second pixel sub-circuit under the control of the reset signal input from the reset signal terminal; the data voltage writing module is connected to the data voltage and the gate signal terminal, and is used to Under the control of the signal input from the terminal, first write the first data voltage to the first pixel sub-circuit, and compensate the driving module of the first pixel sub-circuit, then write the second data voltage to the second pixel sub-circuit, and The driving module of the second pixel sub-circuit is compensated.
Description
技术领域technical field
本实用新型涉及显示器技术领域,尤其涉及一种像素电路及显示器。The utility model relates to the technical field of displays, in particular to a pixel circuit and a display.
背景技术Background technique
目前高端中小尺寸有源矩阵有机发光二极管(Active Matrix Organic LightEmitting Diode,AMOLED)产品背板多使用低温多晶硅(Low TemperaturePoly-Silicon,LTPS)工艺技术,然而由于LTPS工艺的波动性会导致薄膜晶体管(Thin Film Transistor,TFT)器件的阈值电压漂移,从而使得驱动有机发光二极管(Organic Light Emitting Diode,OLED)器件的电流不稳定导致画面显示品质降低。现有技术中的像素补偿电路为6T1C电路(由6个薄膜晶体管和1个电容组成的电路),电路图如图1所示,图中,VDD为高电压电平信号,VSS为低电压电平信号,Data为数据信号,Gate为栅极控制信号,Reset为初始化控制信号,Vinit为初始化电压电平信号,Emission(即EM)为控制OLED发光的信号,由OLED面板的emission电路提供此电压。然而,需要将6个薄膜晶体管和1个电容在一个像素中布置下去是不容易的,需要TFT器件做得非常小,所以TFT器件的性能要求也相对较高,会导致像素间距(Pixel Pitch)无法进一步降低。At present, the backplane of high-end small and medium-sized Active Matrix Organic Light Emitting Diode (AMOLED) products mostly uses Low Temperature Poly-Silicon (LTPS) process technology. The threshold voltage drift of the Film Transistor (TFT) device makes the current driving the Organic Light Emitting Diode (OLED) device unstable and degrades the picture display quality. The pixel compensation circuit in the prior art is a 6T1C circuit (a circuit composed of 6 thin film transistors and 1 capacitor). The circuit diagram is shown in Figure 1. In the figure, VDD is a high voltage level signal, and VSS is a low voltage level Signal, Data is the data signal, Gate is the gate control signal, Reset is the initialization control signal, Vinit is the initialization voltage level signal, and Emission (ie EM) is the signal to control the OLED to emit light, which is provided by the emission circuit of the OLED panel. However, it is not easy to arrange 6 thin film transistors and 1 capacitor in one pixel, and the TFT device needs to be made very small, so the performance requirements of the TFT device are relatively high, which will lead to pixel pitch (Pixel Pitch) Cannot be lowered further.
如图2所示,现有技术中的6T1C电路在2个像素里的水平方向所需要布置的元器件数目为:2条数据信号线:Data v1和Data v2、12个TFT、2个电容、1条栅极控制信号线Gate、1个发光控制信号Emission、1个高电压电平信号VDD、1个初始化电压电平信号Vinit,1个初始化控制信号Reset,图2中有两个有机发光二极管OLED1和OLED2,其阴极均与低电压电平信号VSS相连,图2为水平排列的2个像素的电路原理图,水平或者垂直方向是导通在一起的,在垂直方向所需要布置的元器件数目为:1条数据信号线、12个TFT、2个电容、2条栅极控制信号线、1个发光控制信号Emission、1个高电压电平信号VDD、1个初始化电压电平信号Vinit。As shown in Figure 2, the number of components that need to be arranged in the horizontal direction of 2 pixels in the 6T1C circuit in the prior art is: 2 data signal lines: Data v1 and Data v2, 12 TFTs, 2 capacitors, 1 gate control signal line Gate, 1 light emission control signal Emission, 1 high voltage level signal VDD, 1 initialization voltage level signal Vinit, 1 initialization control signal Reset, there are two organic light emitting diodes in Figure 2 The cathodes of OLED1 and OLED2 are both connected to the low-voltage level signal VSS. Figure 2 is a schematic circuit diagram of two pixels arranged horizontally. The horizontal or vertical direction is connected together. The components that need to be arranged in the vertical direction The number is: 1 data signal line, 12 TFTs, 2 capacitors, 2 gate control signal lines, 1 light control signal Emission, 1 high voltage level signal VDD, and 1 initialization voltage level signal Vinit.
综上所述,现有技术中在2个像素中需要布置12个TFT和2个电容。To sum up, in the prior art, 12 TFTs and 2 capacitors need to be arranged in 2 pixels.
实用新型内容Utility model content
本实用新型实施例提供了一种像素电路,用以减小像素电路尺寸,进而减小像素间距,提高单位面积内所拥有的像素数目,提升画面显示品质。本实用新型还提供了一种显示器。The embodiment of the utility model provides a pixel circuit, which is used to reduce the size of the pixel circuit, further reduce the pixel pitch, increase the number of pixels in a unit area, and improve the display quality of the picture. The utility model also provides a display.
根据本实用新型一实施例,提供的一种像素电路,包括:第一像素子电路和第二像素子电路,以及与所述第一像素子电路和第二像素子电路连接的初始化模块和数据电压写入模块,According to an embodiment of the present invention, a pixel circuit is provided, including: a first pixel sub-circuit and a second pixel sub-circuit, and an initialization module and a data initialization module connected to the first pixel sub-circuit and the second pixel sub-circuit voltage write module,
所述初始化模块连接复位信号端和低电位端,用于在复位信号端输入的复位信号控制下对第一像素子电路和第二像素子电路进行初始化;The initialization module is connected to the reset signal terminal and the low potential terminal, and is used to initialize the first pixel sub-circuit and the second pixel sub-circuit under the control of the reset signal input from the reset signal terminal;
所述数据电压写入模块连接数据电压和门信号端,用于在门信号端输入的信号控制下先对第一像素子电路写入第一数据电压,并对所述第一像素子电路的驱动模块进行补偿,然后对第二像素子电路写入第二数据电压,并对第二像素子电路的驱动模块进行补偿。The data voltage writing module is connected to the data voltage and the gate signal terminal, and is used to first write the first data voltage to the first pixel sub-circuit under the control of the signal input from the gate signal terminal, and to write the first data voltage to the first pixel sub-circuit. The driving module performs compensation, and then writes the second data voltage into the second pixel sub-circuit, and performs compensation to the driving module of the second pixel sub-circuit.
由本实用新型实施例提供的所述像素电路,包括:第一像素子电路和第二像素子电路,以及与所述第一像素子电路和第二像素子电路连接的初始化模块和数据电压写入模块,所述由第一像素子电路、第二像素子电路以及初始化模块和数据电压写入模块组成的像素电路能够减小像素电路尺寸,进而减小像素间距,提高单位面积内所拥有的像素数目,提升画面显示品质。The pixel circuit provided by the embodiment of the present invention includes: a first pixel sub-circuit and a second pixel sub-circuit, an initialization module connected to the first pixel sub-circuit and the second pixel sub-circuit and a data voltage writing module, the pixel circuit composed of the first pixel sub-circuit, the second pixel sub-circuit, the initialization module and the data voltage writing module can reduce the size of the pixel circuit, thereby reducing the pixel pitch, and increasing the number of pixels per unit area. number to improve the display quality of the screen.
较佳地,所述第一像素子电路包括第一驱动模块、第一发光模块、第一阈值补偿模块和第一发光控制模块,Preferably, the first pixel sub-circuit includes a first driving module, a first light emitting module, a first threshold compensation module and a first light emitting control module,
所述第一阈值补偿模块连接初始化模块,用于在初始化模块输出的初始化信号控制下对第一阈值补偿模块进行初始化;The first threshold compensation module is connected to the initialization module, and is used to initialize the first threshold compensation module under the control of the initialization signal output by the initialization module;
所述第一阈值补偿模块连接第一驱动模块,用于对第一驱动模块进行阈值电压补偿;The first threshold compensation module is connected to the first driving module for performing threshold voltage compensation on the first driving module;
所述第一发光模块连接第一驱动模块和第一发光控制模块,用于在第一驱动模块和第一发光控制模块作用下进行发光显示。The first light-emitting module is connected to the first driving module and the first light-emitting control module, and is used for performing light-emitting display under the action of the first driving module and the first light-emitting control module.
这样,由第一驱动模块、第一发光模块、第一阈值补偿模块和第一发光控制模块组成的第一像素子电路在像素电路的设计中简单便于实施。In this way, the first pixel sub-circuit composed of the first driving module, the first light emitting module, the first threshold compensation module and the first light emitting control module is simple and convenient to implement in the design of the pixel circuit.
较佳地,所述第一阈值补偿模块包括第一存储电容、第二晶体管和第四晶体管;所述第一驱动模块包括第五晶体管;所述第一发光控制模块包括第七晶体管和第九晶体管;所述第一发光模块包括第一发光二极管。Preferably, the first threshold compensation module includes a first storage capacitor, a second transistor and a fourth transistor; the first driving module includes a fifth transistor; the first light emission control module includes a seventh transistor and a ninth transistor. Transistor; the first light emitting module includes a first light emitting diode.
这样,由存储电容、晶体管和发光二极管组成的第一像素子电路在像素电路的设计中简单便于实施。In this way, the first pixel sub-circuit composed of a storage capacitor, a transistor and a light-emitting diode is simple and convenient to implement in the design of the pixel circuit.
较佳地,所述第一存储电容的一端与高电压电平信号线相连,另一端与第二晶体管的源极相连;Preferably, one end of the first storage capacitor is connected to the high voltage level signal line, and the other end is connected to the source of the second transistor;
所述第二晶体管的栅极与第一控制信号线相连,所述第二晶体管的漏极与所述初始化模块相连;The gate of the second transistor is connected to the first control signal line, and the drain of the second transistor is connected to the initialization module;
所述第四晶体管的栅极与门信号端相连,所述第四晶体管的源极与所述初始化模块相连;The gate of the fourth transistor is connected to the gate signal terminal, and the source of the fourth transistor is connected to the initialization module;
所述第五晶体管的栅极与所述初始化模块相连,所述第五晶体管的漏极与所述第四晶体管的漏极相连,所述第五晶体管的源极与所述数据电压写入模块相连;The gate of the fifth transistor is connected to the initialization module, the drain of the fifth transistor is connected to the drain of the fourth transistor, and the source of the fifth transistor is connected to the data voltage writing module connected;
所述第七晶体管的栅极与发光控制信号线连接,所述第七晶体管的源极与高电压电平信号线相连,所述第七晶体管的漏极与第五晶体管的源极相连;The gate of the seventh transistor is connected to the light emission control signal line, the source of the seventh transistor is connected to the high voltage level signal line, and the drain of the seventh transistor is connected to the source of the fifth transistor;
所述第九晶体管的栅极与发光控制信号线连接,所述第九晶体管的源极与所述第五晶体管的漏极相连,所述第九晶体管的漏极与第一发光二极管相连;The gate of the ninth transistor is connected to the light-emitting control signal line, the source of the ninth transistor is connected to the drain of the fifth transistor, and the drain of the ninth transistor is connected to the first light-emitting diode;
所述第一发光二极管的阳极与第九晶体管的漏极相连,所述第一发光二极管的阴极与低电压电平信号线相连。The anode of the first light emitting diode is connected to the drain of the ninth transistor, and the cathode of the first light emitting diode is connected to the low voltage level signal line.
这样,所述存储电容、晶体管及发光二极管的连接关系在像素电路的设计中简单便于实施。In this way, the connection relationship among the storage capacitor, the transistor and the light emitting diode is simple and convenient to implement in the design of the pixel circuit.
较佳地,所述第二像素子电路包括第二驱动模块、第二发光模块、第二阈值补偿模块和第二发光控制模块,Preferably, the second pixel sub-circuit includes a second driving module, a second light emitting module, a second threshold compensation module and a second light emitting control module,
所述第二阈值补偿模块连接初始化模块,用于在初始化模块输出的初始化信号控制下对第二阈值补偿模块进行初始化;The second threshold compensation module is connected to the initialization module, and is used to initialize the second threshold compensation module under the control of the initialization signal output by the initialization module;
所述第二阈值补偿模块连接第二驱动模块,用于对第二驱动模块进行阈值电压补偿;The second threshold compensation module is connected to the second driving module, and is used for performing threshold voltage compensation on the second driving module;
所述第二发光模块连接第二驱动模块和第二发光控制模块,用于在第二驱动模块和第二发光控制模块作用下进行发光显示。The second light-emitting module is connected to the second driving module and the second light-emitting control module, and is used for performing light-emitting display under the action of the second driving module and the second light-emitting control module.
这样,由第二驱动模块、第二发光模块、第二阈值补偿模块和第二发光控制模块组成的第二像素子电路在像素电路的设计中简单便于实施。In this way, the second pixel sub-circuit composed of the second driving module, the second light emitting module, the second threshold compensation module and the second light emitting control module is simple and convenient to implement in the design of the pixel circuit.
较佳地,所述第二阈值补偿模块包括第二存储电容和第八晶体管;所述第二驱动模块包括第六晶体管;所述第二发光控制模块包括第七晶体管和第十晶体管;所述第二发光模块包括第二发光二极管。Preferably, the second threshold compensation module includes a second storage capacitor and an eighth transistor; the second driving module includes a sixth transistor; the second light emission control module includes a seventh transistor and a tenth transistor; the The second light emitting module includes a second light emitting diode.
这样,由存储电容、晶体管和发光二极管组成的第二像素子电路在像素电路的设计中简单便于实施。In this way, the second pixel sub-circuit composed of a storage capacitor, a transistor and a light-emitting diode is simple and convenient to implement in the design of the pixel circuit.
较佳地,所述第二存储电容的一端与高电压电平信号线相连,另一端与第八晶体管的源极相连;Preferably, one end of the second storage capacitor is connected to the high voltage level signal line, and the other end is connected to the source of the eighth transistor;
所述第八晶体管的栅极与第二控制信号线相连,所述第八晶体管的漏极与所述初始化模块相连;The gate of the eighth transistor is connected to the second control signal line, and the drain of the eighth transistor is connected to the initialization module;
所述第七晶体管的栅极与发光控制信号线连接,所述第七晶体管的源极与高电压电平信号线相连,所述第七晶体管的漏极与第六晶体管的源极相连;The gate of the seventh transistor is connected to the light emission control signal line, the source of the seventh transistor is connected to the high voltage level signal line, and the drain of the seventh transistor is connected to the source of the sixth transistor;
所述第六晶体管的栅极与所述第八晶体管的源极相连,所述第六晶体管的源极与所述数据电压写入模块相连,所述第六晶体管的漏极与第二发光二极管相连;The gate of the sixth transistor is connected to the source of the eighth transistor, the source of the sixth transistor is connected to the data voltage writing module, and the drain of the sixth transistor is connected to the second light emitting diode connected;
所述第十晶体管的栅极与发光控制信号线连接,所述第十晶体管的源极与所述第六晶体管的漏极相连,所述第十晶体管的漏极与第二发光二极管相连;The gate of the tenth transistor is connected to the light-emitting control signal line, the source of the tenth transistor is connected to the drain of the sixth transistor, and the drain of the tenth transistor is connected to the second light-emitting diode;
所述第二发光二极管的阳极与第十晶体管的漏极相连,所述第二发光二极管的阴极与低电压电平信号线相连。The anode of the second light emitting diode is connected to the drain of the tenth transistor, and the cathode of the second light emitting diode is connected to the low voltage level signal line.
这样,所述存储电容、晶体管及发光二极管的连接关系在像素电路的设计中简单便于实施。In this way, the connection relationship among the storage capacitor, the transistor and the light emitting diode is simple and convenient to implement in the design of the pixel circuit.
较佳地,所述初始化模块包括第三晶体管,所述第三晶体管的栅极与复位信号线相连,所述第三晶体管的源极与第一像素子电路的第一阈值补偿模块和第二像素子电路的第二阈值补偿模块相连,所述第三晶体管的漏极与低电压电平信号线相连。Preferably, the initialization module includes a third transistor, the gate of the third transistor is connected to the reset signal line, and the source of the third transistor is connected to the first threshold compensation module and the second threshold compensation module of the first pixel sub-circuit. The second threshold compensation module of the pixel sub-circuit is connected, and the drain of the third transistor is connected to the low voltage level signal line.
这样,所述初始化模块包括第三晶体管,第三晶体管作为像素电路中的初始化模块的开关器件,在电路设计中方便简单便于实施。In this way, the initialization module includes a third transistor, and the third transistor is used as a switching device of the initialization module in the pixel circuit, which is convenient, simple and easy to implement in circuit design.
较佳地,所述数据电压写入模块包括第一晶体管,其中,所述第一晶体管的栅极与门信号控制线相连,所述第一晶体管的源极与数据信号线相连,所述第一晶体管的漏极与第一像素子电路的第一驱动模块和第二像素子电路的第二驱动模块相连。Preferably, the data voltage writing module includes a first transistor, wherein the gate of the first transistor is connected to the gate signal control line, the source of the first transistor is connected to the data signal line, and the first transistor The drain of a transistor is connected with the first driving module of the first pixel sub-circuit and the second driving module of the second pixel sub-circuit.
这样,所述数据电压写入模块包括第一晶体管,第一晶体管作为像素电路中的数据电压写入模块的开关器件,在电路设计中方便简单便于实施。In this way, the data voltage writing module includes a first transistor, and the first transistor is used as a switching device of the data voltage writing module in the pixel circuit, which is convenient and simple in circuit design and easy to implement.
较佳地,所述数据电压写入模块中输入的数据电压包括第一数据电压和第二数据电压,其中,第一数据电压用于驱动第一阈值补偿模块对第一驱动模块进行阈值电压补偿,第二数据电压用于驱动第二阈值补偿模块对第二驱动模块进行阈值电压补偿。Preferably, the data voltage input to the data voltage writing module includes a first data voltage and a second data voltage, wherein the first data voltage is used to drive the first threshold compensation module to perform threshold voltage compensation on the first driving module , the second data voltage is used to drive the second threshold compensation module to perform threshold voltage compensation on the second driving module.
这样,由于数据信号为阶梯形的时序信号,可以实现由一条数据信号线输入两个不同的电压值。In this way, since the data signal is a ladder-shaped timing signal, two different voltage values can be input by one data signal line.
较佳地,所述第一发光二极管和第二发光二极管均为有机发光二极管。Preferably, both the first light emitting diode and the second light emitting diode are organic light emitting diodes.
这样,用有机发光二极管作为像素电路中的第一发光模块和第二发光模块中的发光二极管,在电路设计中方便简单。In this way, using organic light emitting diodes as light emitting diodes in the first light emitting module in the pixel circuit and the light emitting diode in the second light emitting module is convenient and simple in circuit design.
较佳地,所述晶体管均为P型薄膜晶体管。Preferably, the transistors are all P-type thin film transistors.
这样,用P型薄膜晶体管作为像素电路中的薄膜晶体管,在电路设计中方便简单便于实施。In this way, using the P-type thin film transistor as the thin film transistor in the pixel circuit is convenient, simple and easy to implement in circuit design.
本实用新型实施例提供的显示器,包括多个像素、数据信号线以及栅极控制信号线,其中,每两个像素组成一像素单元,还包括与各像素单元连接的上面所述的像素电路。The display provided by the embodiment of the present invention includes a plurality of pixels, data signal lines and gate control signal lines, wherein every two pixels form a pixel unit, and also includes the above-mentioned pixel circuit connected to each pixel unit.
这样,由于所述显示器包括与各像素单元连接的上面所述的像素电路,该显示器具有所述像素电路的优点,能够很好的提升画面显示品质。In this way, since the display includes the above-mentioned pixel circuits connected to each pixel unit, the display has the advantages of the pixel circuits, and can well improve the image display quality.
较佳地,所述每一像素单元中的两个像素共用一条数据信号线。Preferably, two pixels in each pixel unit share one data signal line.
这样,每一像素单元中的两个像素共用一条数据信号线,故两个像素可以省略一条数据信号线,数据信号线的排列方法简单易行。In this way, two pixels in each pixel unit share one data signal line, so two pixels can omit one data signal line, and the arrangement method of the data signal lines is simple and easy.
较佳地,所述每一像素单元中的两个像素共用一条栅极控制信号线。Preferably, two pixels in each pixel unit share one gate control signal line.
这样,每一像素单元中的两个像素共用一条栅极控制信号线,故两个像素可以省略一条栅极控制信号线,栅极控制信号线的排列方法简单易行。In this way, two pixels in each pixel unit share one gate control signal line, so two pixels can omit one gate control signal line, and the arrangement method of the gate control signal lines is simple and easy.
附图说明Description of drawings
图1为现有技术中的单个像素中的6T1C AMOLED像素补偿电路示意图;1 is a schematic diagram of a 6T1C AMOLED pixel compensation circuit in a single pixel in the prior art;
图2为现有技术中的2个像素中的12T2C AMOLED像素补偿电路示意图;2 is a schematic diagram of a 12T2C AMOLED pixel compensation circuit in two pixels in the prior art;
图3为本实用新型实施例提供的10T2C AMOLED像素电路示意图;3 is a schematic diagram of a 10T2C AMOLED pixel circuit provided by an embodiment of the present invention;
图4为本实用新型实施例提供的10T2C AMOLED像素电路工作的时序图;Fig. 4 is the timing diagram of the 10T2C AMOLED pixel circuit work provided by the embodiment of the utility model;
图5为本实用新型实施例提供的10T2C AMOLED像素电路在初始化工作阶段的简化电路图;Fig. 5 is a simplified circuit diagram of the 10T2C AMOLED pixel circuit in the initialization working stage provided by the embodiment of the utility model;
图6为本实用新型实施例提供的10T2C AMOLED像素电路在第一阈值补偿阶段的简化电路图;6 is a simplified circuit diagram of the 10T2C AMOLED pixel circuit provided by the embodiment of the present invention in the first threshold compensation stage;
图7为本实用新型实施例提供的10T2C AMOLED像素电路在第二阈值补偿阶段的简化电路图;7 is a simplified circuit diagram of the 10T2C AMOLED pixel circuit provided by the embodiment of the present invention in the second threshold compensation stage;
图8为本实用新型实施例提供的10T2C AMOLED像素电路在发光阶段的简化电路图;Fig. 8 is a simplified circuit diagram of the 10T2C AMOLED pixel circuit in the light-emitting stage provided by the embodiment of the present invention;
图9为现有技术中的单个像素的排列示意图;FIG. 9 is a schematic diagram of the arrangement of a single pixel in the prior art;
图10为本实用新型实施例提供的由任意两个像素组成的像素单元的一种水平排列示意图;Fig. 10 is a schematic diagram of a horizontal arrangement of pixel units composed of any two pixels provided by the embodiment of the present invention;
图11为本实用新型实施例提供的由任意两个像素组成的像素单元的另一种水平排列示意图;Fig. 11 is a schematic diagram of another horizontal arrangement of pixel units composed of any two pixels provided by the embodiment of the present invention;
图12为本实用新型实施例提供的由任意两个像素组成的像素单元的一种垂直排列示意图;Fig. 12 is a schematic diagram of a vertical arrangement of pixel units composed of any two pixels provided by the embodiment of the present invention;
图13为本实用新型实施例提供的由任意两个像素组成的像素单元的另一种垂直排列示意图。FIG. 13 is a schematic diagram of another vertical arrangement of pixel units composed of any two pixels provided by the embodiment of the present invention.
具体实施方式Detailed ways
本实用新型实施例提供了一种像素电路及显示器,用以减小像素电路尺寸,进而减小像素间距,提高单位面积内所拥有的像素数目,提升画面显示品质。The embodiment of the present invention provides a pixel circuit and a display, which are used to reduce the size of the pixel circuit, further reduce the pixel pitch, increase the number of pixels in a unit area, and improve the display quality of the picture.
其中,本实用新型实施例提供的像素电路为有源矩阵发光二极管像素电路,由于有源矩阵发光二极管像素电路能够起到对像素的驱动模块进行补偿的作用,故本实用新型中有源矩阵发光二极管像素电路也可称为有源矩阵发光二极管像素补偿电路。Among them, the pixel circuit provided by the embodiment of the utility model is an active matrix light-emitting diode pixel circuit. Since the active matrix light-emitting diode pixel circuit can play the role of compensating the driving module of the pixel, the active matrix light emitting diode in the utility model The diode pixel circuit may also be referred to as an active matrix light emitting diode pixel compensation circuit.
下面给出本实用新型实施例提供的技术方案的详细介绍。A detailed introduction of the technical solutions provided by the embodiments of the present invention is given below.
如图3所示,本实用新型实施例提供的一种有源矩阵发光二极管像素电路,包括:第一像素子电路和第二像素子电路,以及与所述第一像素子电路和第二像素子电路连接的初始化模块31和数据电压写入模块32,As shown in Figure 3, an active matrix light-emitting diode pixel circuit provided by an embodiment of the present invention includes: a first pixel sub-circuit and a second pixel sub-circuit, and the first pixel sub-circuit and the second pixel sub-circuit The
所述初始化模块31连接复位信号端(对应AMOLED像素电路初始化控制信号Reset)和低电位端(对应AMOLED像素电路初始化电压电平信号Vinit),用于在复位信号端输入的复位信号控制下对第一像素子电路和第二像素子电路进行初始化;The
所述数据电压写入模块32连接数据电压(对应AMOLED像素电路数据信号Data)和门信号端(对应AMOLED像素电路栅极控制信号Gate),用于在门信号端输入的信号控制下先对第一像素子电路写入第一数据电压,并对所述第一像素子电路的驱动模块进行补偿,然后对第二像素子电路写入第二数据电压,并对第二像素子电路的驱动模块进行补偿。The data
在图3所示的电路中,为了区别导线间的交叉相连和不相连,将相连的交叉点以实心圆点表示,不相连的交叉点以空心圆点表示。In the circuit shown in Fig. 3, in order to distinguish between cross-connected and disconnected wires, the connected cross-points are represented by solid circles, and the disconnected cross-points are represented by hollow dots.
较佳地,所述第一像素子电路包括:第一驱动模块331、第一发光模块341、第一阈值补偿模块351和第一发光控制模块361,Preferably, the first pixel sub-circuit includes: a
所述第一阈值补偿模块351连接初始化模块31,用于在初始化模块31输出的初始化信号控制下对第一阈值补偿模块351进行初始化;The first
所述第一阈值补偿模块351连接第一驱动模块331,用于对第一驱动模块331进行阈值电压补偿;The first
所述第一发光模块341连接第一驱动模块331和第一发光控制模块361,用于在第一驱动模块331和第一发光控制模块361作用下进行发光显示。The first light-emitting
较佳地,所述第一阈值补偿模块351包括第一存储电容C1、第二晶体管T2和第四晶体管T4;所述第一驱动模块331包括第五晶体管T5;所述第一发光控制模块361包括第七晶体管T7和第九晶体管T9;所述第一发光模块341包括第一发光二极管OLED1。Preferably, the first
较佳地,所述第一存储电容C1的一端与高电压电平信号线(对应高电压电平信号VDD)相连,另一端与第二晶体管T2的源极相连;Preferably, one end of the first storage capacitor C1 is connected to a high voltage level signal line (corresponding to the high voltage level signal VDD), and the other end is connected to the source of the second transistor T2;
所述第二晶体管T2的栅极与第一控制信号线(对应AMOLED像素电路第一控制信号SW1)相连,所述第二晶体管T2的漏极与所述初始化模块31相连;The gate of the second transistor T2 is connected to the first control signal line (corresponding to the first control signal SW1 of the AMOLED pixel circuit), and the drain of the second transistor T2 is connected to the
所述第四晶体管T4的栅极与门信号端(对应AMOLED像素电路栅极控制信号Gate)相连,所述第四晶体管T4的源极与所述初始化模块31相连;The gate of the fourth transistor T4 is connected to the gate signal terminal (corresponding to the AMOLED pixel circuit gate control signal Gate), and the source of the fourth transistor T4 is connected to the
所述第五晶体管T5的栅极与所述初始化模块31相连,所述第五晶体管T5的漏极与所述第四晶体管T4的漏极相连,所述第五晶体管T5的源极与所述数据电压写入模块32相连;The gate of the fifth transistor T5 is connected to the
所述第七晶体管T7的栅极与发光控制信号线(对应AMOLED像素电路发光控制信号EM)连接,所述第七晶体管T7的源极与高电压电平信号线(对应高电压电平信号VDD)相连,所述第七晶体管T7的漏极与第五晶体管T5的源极相连;The gate of the seventh transistor T7 is connected to the light emission control signal line (corresponding to the light emission control signal EM of the AMOLED pixel circuit), and the source of the seventh transistor T7 is connected to the high voltage level signal line (corresponding to the high voltage level signal VDD ), the drain of the seventh transistor T7 is connected to the source of the fifth transistor T5;
所述第九晶体管T9的栅极与发光控制信号线(对应AMOLED像素电路发光控制信号EM)连接,所述第九晶体管T9的源极与所述第五晶体管T5的漏极相连,所述第九晶体管T9的漏极与第一发光二极管OLED1相连;The gate of the ninth transistor T9 is connected to the light emission control signal line (corresponding to the light emission control signal EM of the AMOLED pixel circuit), the source of the ninth transistor T9 is connected to the drain of the fifth transistor T5, and the ninth transistor T9 is connected to the drain of the fifth transistor T5. The drain of the nine-transistor T9 is connected to the first light-emitting diode OLED1;
所述第一发光二极管OLED1的阳极与第九晶体管T9的漏极相连,所述第一发光二极管OLED1的阴极与低电压电平信号线(对应低电压电平信号VSS)相连。The anode of the first light emitting diode OLED1 is connected to the drain of the ninth transistor T9, and the cathode of the first light emitting diode OLED1 is connected to a low voltage level signal line (corresponding to the low voltage level signal VSS).
较佳地,所述第二像素子电路包括第二驱动模块332、第二发光模块342、第二阈值补偿模块352和第二发光控制模块362,Preferably, the second pixel sub-circuit includes a
所述第二阈值补偿模块352连接初始化模块31,用于在初始化模块31输出的初始化信号控制下对第二阈值补偿模块352进行初始化;The second
所述第二阈值补偿模块352连接第二驱动模块332,用于对第二驱动模块332进行阈值电压补偿;The second
所述第二发光模块342连接第二驱动模块332和第二发光控制模块362,用于在第二驱动模块332和第二发光控制模块362作用下进行发光显示。The second light-emitting
较佳地,所述第二阈值补偿模块352包括第二存储电容C2和第八晶体管T8;所述第二驱动模块332包括第六晶体管T6;所述第二发光控制模块362包括第七晶体管T7和第十晶体管T10;所述第二发光模块342包括第二发光二极管OLED2。Preferably, the second
较佳地,所述第二存储电容C2的一端与高电压电平信号线(对应高电压电平信号VDD)相连,另一端与第八晶体管T8的源极相连;Preferably, one end of the second storage capacitor C2 is connected to the high voltage level signal line (corresponding to the high voltage level signal VDD), and the other end is connected to the source of the eighth transistor T8;
所述第八晶体管T8的栅极与第二控制信号线(对应AMOLED像素电路第二控制信号SW2)相连,所述第八晶体管T8的漏极与所述初始化模块31相连;The gate of the eighth transistor T8 is connected to the second control signal line (corresponding to the second control signal SW2 of the AMOLED pixel circuit), and the drain of the eighth transistor T8 is connected to the
所述第七晶体管T7的栅极与发光控制信号线(对应AMOLED像素电路发光控制信号EM)连接,所述第七晶体管T7的源极与高电压电平信号线(对应高电压电平信号VDD)相连,所述第七晶体管T7的漏极与第六晶体管T6的源极相连;The gate of the seventh transistor T7 is connected to the light emission control signal line (corresponding to the light emission control signal EM of the AMOLED pixel circuit), and the source of the seventh transistor T7 is connected to the high voltage level signal line (corresponding to the high voltage level signal VDD ), the drain of the seventh transistor T7 is connected to the source of the sixth transistor T6;
所述第六晶体管T6的栅极与所述第八晶体管T8的源极相连,所述第六晶体管T6的源极与所述数据电压写入模块32相连,所述第六晶体管T6的漏极与第二发光二极管OLED2相连;The gate of the sixth transistor T6 is connected to the source of the eighth transistor T8, the source of the sixth transistor T6 is connected to the data
所述第十晶体管T10的栅极与发光控制信号线(对应AMOLED像素电路发光控制信号EM)连接,所述第十晶体管T10的源极与所述第六晶体管T6的漏极相连,所述第十晶体管T10的漏极与第二发光二极管OLED2相连;The gate of the tenth transistor T10 is connected to the light emission control signal line (corresponding to the light emission control signal EM of the AMOLED pixel circuit), the source of the tenth transistor T10 is connected to the drain of the sixth transistor T6, and the first The drain of the transistor T10 is connected to the second light emitting diode OLED2;
所述第二发光二极管OLED2的阳极与第十晶体管T10的漏极相连,所述第二发光二极管OLED2的阴极与低电压电平信号线(对应低电压电平信号VSS)相连。The anode of the second light emitting diode OLED2 is connected to the drain of the tenth transistor T10 , and the cathode of the second light emitting diode OLED2 is connected to the low voltage level signal line (corresponding to the low voltage level signal VSS).
其中,第七晶体管T7是第一发光控制模块361和第二发光控制模块362共用的开关晶体管,发光控制模块361和362既可以同时控制OLED1和OLED2的发光,也可以分开控制OLED1和OLED2的发光。Wherein, the seventh transistor T7 is a switching transistor shared by the first light
较佳地,所述初始化模块31包括第三晶体管T3,所述第三晶体管T3的栅极与复位信号线(对应AMOLED像素电路初始化控制信号Reset)相连,所述第三晶体管T3的源极与第一像素子电路的第一阈值补偿模块351和第二像素子电路的第二阈值补偿模块352相连,所述第三晶体管T3的漏极与低电压电平信号线(对应AMOLED像素电路初始化电压电平信号Vinit)相连。Preferably, the
较佳地,所述数据电压写入模块32包括第一晶体管T1,所述第一晶体管T1的栅极与门信号控制线(对应AMOLED像素电路栅极控制信号Gate)相连,所述第一晶体管T1的源极与数据信号线(对应AMOLED像素电路数据信号Data)相连,所述第一晶体管T1的漏极与第一像素子电路的第一驱动模块331和第二像素子电路的第二驱动模块332相连。Preferably, the data
较佳地,所述数据电压写入模块32中输入的数据电压包括第一数据电压和第二数据电压,其中,第一数据电压用于驱动第一阈值补偿模块351对第一驱动模块331进行阈值电压补偿,第二数据电压用于驱动第二阈值补偿模块352对第二驱动模块332进行阈值电压补偿。Preferably, the data voltage input in the data
较佳地,所述第一发光二极管OLED1和第二发光二极管OLED2均为有机发光二极管。Preferably, both the first light emitting diode OLED1 and the second light emitting diode OLED2 are organic light emitting diodes.
较佳地,所述晶体管T1、T2、T3、T4、T5、T6、T7、T8、T9和T10均为P型薄膜晶体管。Preferably, the transistors T1 , T2 , T3 , T4 , T5 , T6 , T7 , T8 , T9 and T10 are all P-type thin film transistors.
下面结合图3-图8,具体说明本实用新型实施例提供的AMOLED像素电路的工作原理。The working principle of the AMOLED pixel circuit provided by the embodiment of the present invention will be described in detail below with reference to FIGS. 3-8 .
如图4所示,在I阶段,栅极控制信号Gate和发光控制信号EM为高电平;初始化控制信号Reset、第一控制信号SW1和第二控制信号SW2为低电平,此时,图3中的第三晶体管T3、第二晶体管T2和第八晶体管T8打开,第一晶体管T1、第四晶体管T4、第七晶体管T7、第九晶体管T9和第十晶体管T10关闭,因此,图3的简化电路图如图5所示。由于存储电容C1和C2分别存储上一帧画面输入的数据信号Data,此时2个电容全部连接在具有低电位的初始化电压电平信号Vinit上,存储电容C1和C2均对初始化电压电平信号Vinit放电,放电到初始化电压Vinit。As shown in Figure 4, in the I stage, the grid control signal Gate and the light emission control signal EM are at high level; the initialization control signal Reset, the first control signal SW1 and the second control signal SW2 are at low level, at this time, the The third transistor T3, the second transistor T2 and the eighth transistor T8 in 3 are turned on, and the first transistor T1, the fourth transistor T4, the seventh transistor T7, the ninth transistor T9 and the tenth transistor T10 are turned off, therefore, the The simplified circuit diagram is shown in Figure 5. Since the storage capacitors C1 and C2 respectively store the data signal Data input in the previous frame, at this time, the two capacitors are all connected to the initialization voltage level signal Vinit with a low potential, and the storage capacitors C1 and C2 are both sensitive to the initialization voltage level signal. Vinit is discharged to the initialization voltage Vinit .
如图4所示,在II阶段,初始化控制信号Reset、第二控制信号SW2和发光控制信号EM为高电平;栅极控制信号Gate和第一控制信号SW1为低电平,此时,图3中的第一晶体管T1、第二晶体管T2和第四晶体管T4打开;第三晶体管T3、第八晶体管T8、第七晶体管T7、第九晶体管T9和第十晶体管T10关闭,因此,图3的简化电路图如图6所示。数据电平信号Data输入第一数据电压值V1,此时第五晶体管T5相当于二极管,第一节点P1的电压变为:V=V1-Vth(T5),其中,Vth(T5)为第五晶体管T5的阈值电压,并将电压值V存储在存储电容C1中。As shown in Figure 4, in the II phase, the initialization control signal Reset, the second control signal SW2 and the light emission control signal EM are at high level; the gate control signal Gate and the first control signal SW1 are at low level, at this time, the 3, the first transistor T1, the second transistor T2 and the fourth transistor T4 are turned on; the third transistor T3, the eighth transistor T8, the seventh transistor T7, the ninth transistor T9 and the tenth transistor T10 are turned off, therefore, the A simplified circuit diagram is shown in Figure 6. The data level signal Data inputs the first data voltage value V1, at this time the fifth transistor T5 is equivalent to a diode, and the voltage of the first node P1 becomes: V=V1-Vth(T5), where Vth(T5) is the fifth The threshold voltage of the transistor T5, and store the voltage value V in the storage capacitor C1.
如图4所示,在III阶段,初始化控制信号Reset、第一控制信号SW1和发光控制信号EM为高电平;栅极控制信号Gate和第二控制信号SW2为低电平,此时,图3中的第一晶体管T1、第四晶体管T4和第八晶体管T8打开;第二晶体管T2、第三晶体管T3、第七晶体管T7、第九晶体管T9和第十晶体管T10关闭,因此,图3的简化电路图如图7所示。数据电平信号Data输入第二数据电压值V2,此时第五晶体管T5相当于二极管,第一节点P1的电压变为:V'=V2-Vth(T5),其中,Vth(T5)为第五晶体管T5的阈值电压,设计中,第五晶体管T5和第六晶体管T6的参数完全相同,且放置在接近位置,可以近似认为Vth(T5)=Vth(T6),Vth(T6)为第六晶体管T6的阈值电压,则电压值V'=V2-Vth(T6),并将电压值V'存储在存储电容C2中。As shown in Figure 4, in the III stage, the initialization control signal Reset, the first control signal SW1 and the light emission control signal EM are at high level; the gate control signal Gate and the second control signal SW2 are at low level, at this time, the The first transistor T1, the fourth transistor T4 and the eighth transistor T8 in 3 are turned on; the second transistor T2, the third transistor T3, the seventh transistor T7, the ninth transistor T9 and the tenth transistor T10 are turned off, therefore, the The simplified circuit diagram is shown in Figure 7. The data level signal Data is input to the second data voltage value V2, at this time the fifth transistor T5 is equivalent to a diode, and the voltage of the first node P1 becomes: V'=V2-Vth(T5), where Vth(T5) is the first The threshold voltage of the five-transistor T5, in the design, the parameters of the fifth transistor T5 and the sixth transistor T6 are exactly the same, and they are placed close to each other. It can be approximately considered that Vth(T5)=Vth(T6), and Vth(T6) is the sixth The threshold voltage of the transistor T6, then the voltage value V'=V2-Vth (T6), and the voltage value V' is stored in the storage capacitor C2.
如图4所示,在IV阶段即发光阶段,初始化控制信号Reset、栅极控制信号Gate和第二控制信号SW2为高电平;第一控制信号SW1和发光控制信号EM为低电平,此时,图3中的第二晶体管T2、第七晶体管T7、第九晶体管T9和第十晶体管T10打开,第一晶体管T1、第三晶体管T3、第四晶体管T4和第八晶体管T8关闭,因此,图3的简化电路图如图8所示。第五晶体管T5和第六晶体管T6为OLED的驱动晶体管,其对电流的控制方式如下:As shown in Figure 4, in the IV stage, that is, the light-emitting stage, the initialization control signal Reset, the gate control signal Gate, and the second control signal SW2 are at a high level; the first control signal SW1 and the light-emitting control signal EM are at a low level, and this , the second transistor T2, the seventh transistor T7, the ninth transistor T9 and the tenth transistor T10 in FIG. 3 are turned on, and the first transistor T1, the third transistor T3, the fourth transistor T4 and the eighth transistor T8 are turned off. Therefore, A simplified circuit diagram of Figure 3 is shown in Figure 8. The fifth transistor T5 and the sixth transistor T6 are the driving transistors of the OLED, and their current control methods are as follows:
第五晶体管T5和第六晶体管T6的源极均与高电压电平信号VDD相连,流经第一发光二极管OLED1的电流为:Both the sources of the fifth transistor T5 and the sixth transistor T6 are connected to the high-voltage level signal VDD, and the current flowing through the first light-emitting diode OLED1 is:
其中,k为预设常数,流经第二发光二极管OLED2的电流为:Wherein, k is a preset constant, and the current flowing through the second light emitting diode OLED2 is:
从上面的方程可以看出,流经第一发光二极管OLED1的电流Id1和流经第二发光二极管OLED2的电流Id2与第五晶体管T5的阈值电压Vth(T5)和第六晶体管T6的阈值电压Vth(T6)无关,因此可以起到补偿作用。It can be seen from the above equation that the current Id1 flowing through the first light emitting diode OLED1 and the current Id2 flowing through the second light emitting diode OLED2 are related to the threshold voltage Vth (T5) of the fifth transistor T5 and the threshold voltage Vth of the sixth transistor T6 (T6) has nothing to do, so it can play a compensating role.
综上所述,本实用新型实施例提供的AMOLED像素电路包括10个薄膜晶体管和2个电容,即为10T2C AMOLED像素电路。In summary, the AMOLED pixel circuit provided by the embodiment of the present invention includes 10 thin film transistors and 2 capacitors, which is a 10T2C AMOLED pixel circuit.
本实用新型实施例提供的一种显示器,包括多个像素、数据信号线以及栅极控制信号线,其中,每两个像素组成一像素单元,还包括与各像素单元连接的本实用新型实施例提供的10T2C AMOLED像素电路。A display provided by an embodiment of the present invention includes a plurality of pixels, data signal lines and gate control signal lines, wherein every two pixels form a pixel unit, and also includes a display unit connected to each pixel unit. Provided 10T2C AMOLED pixel circuit.
下面具体介绍包含2个像素的像素单元的排列方式:The following describes in detail the arrangement of pixel units containing 2 pixels:
现有技术中的单个像素的像素排列方式如图9所示,单个像素中的补偿电路为现有技术中的6T1C AMOLED像素补偿电路,如果将两个像素放到一起组成一个像素单元,则现有技术中的像素单元的补偿电路为现有技术中的12T2CAMOLED像素补偿电路。The pixel arrangement of a single pixel in the prior art is shown in Figure 9. The compensation circuit in a single pixel is a 6T1C AMOLED pixel compensation circuit in the prior art. If two pixels are put together to form a pixel unit, the current The compensation circuit of the pixel unit in the prior art is the 12T2CAMOLED pixel compensation circuit in the prior art.
本实用新型实施例提供的包含2个像素的像素单元的排列方式如图10-13所示,其中,水平方向排列的任一像素单元中的两个像素共用一条数据信号线Data(m),垂直方向排列的任一像素单元中的两个像素共用一条栅极控制信号线Gate(N),其中,水平方向排列的任一像素单元中的两个像素为水平方向上的任意两个像素,如:像素(Pixel)1与Pixel2或者Pixel2与Pixel3,像素单元中垂直方向排列的两个像素为垂直方向上的任意两个像素。The arrangement of pixel units containing 2 pixels provided by the embodiment of the present invention is shown in Figure 10-13, wherein two pixels in any pixel unit arranged in the horizontal direction share one data signal line Data(m), Two pixels in any pixel unit arranged in the vertical direction share a gate control signal line Gate (N), wherein the two pixels in any pixel unit arranged in the horizontal direction are any two pixels in the horizontal direction, For example: pixel (Pixel) 1 and Pixel2 or Pixel2 and Pixel3, the two pixels arranged in the vertical direction in the pixel unit are any two pixels in the vertical direction.
如图10和11所示,所述水平方向排列的任一像素单元中的两个像素共用一条数据信号线Data(m)包括:数据信号线Data(m)贯穿两个水平方向排列的Pixel1和Pixel2,或数据信号线Data(m)位于两个水平方向排列的Pixel1和Pixel2中的Pixel1的侧方向,当然,本实用新型实施例中的数据信号线Data(m)不限于位于Pixel1的侧方向,可以位于两个水平方向排列的像素中的任一像素的侧方向。As shown in Figures 10 and 11, the two pixels in any pixel unit arranged in the horizontal direction share one data signal line Data (m), including: the data signal line Data (m) runs through the two Pixel1 and Pixel2, or the data signal line Data(m) is located in the side direction of Pixel1 among the two horizontally arranged Pixel1 and Pixel2, of course, the data signal line Data(m) in the embodiment of the present invention is not limited to the side direction of Pixel1 , can be located in the lateral direction of any one of the two pixels arranged in the horizontal direction.
如图12和13所示,所述垂直方向排列的任一像素单元中的两个像素共用一条栅极控制信号线Gate(N)包括:栅极控制信号线Gate(N)贯穿垂直方向排列的任意两个像素组成的像素单元或栅极控制信号线Gate(N)位于垂直方向排列的任意两个像素组成的像素单元中的任一像素的侧方向。As shown in Figures 12 and 13, the two pixels in any pixel unit arranged in the vertical direction share one gate control signal line Gate (N), including: the gate control signal line Gate (N) runs through the A pixel unit composed of any two pixels or a gate control signal line Gate (N) is located in a side direction of any pixel in a pixel unit composed of any two pixels arranged in the vertical direction.
综上所述,本实用新型实施例提供的技术方案中,所述AMOLED像素电路包括:第一像素子电路和第二像素子电路,以及与所述第一像素子电路和第二像素子电路连接的初始化模块和数据电压写入模块,所述初始化模块连接复位信号端和低电位端,用于在复位信号端输入的复位信号控制下对第一像素子电路和第二像素子电路进行初始化;所述数据电压写入模块连接数据电压和门信号端,用于在门信号端输入的信号控制下先对第一像素子电路写入第一数据电压,然后对第二像素子电路写入第二数据电压;第一像素子电路对第一像素的驱动模块进行补偿,第二像素子电路对第二像素的驱动模块进行补偿,所述AMOLED像素电路能够减小像素电路尺寸,进而减小像素间距,提高单位面积内所拥有的像素数目,提升画面显示品质。To sum up, in the technical solution provided by the embodiment of the present invention, the AMOLED pixel circuit includes: a first pixel sub-circuit and a second pixel sub-circuit, and the first pixel sub-circuit and the second pixel sub-circuit Connected initialization module and data voltage writing module, the initialization module is connected to the reset signal terminal and the low potential terminal, and is used to initialize the first pixel sub-circuit and the second pixel sub-circuit under the control of the reset signal input from the reset signal terminal The data voltage writing module is connected to the data voltage and the gate signal terminal, and is used to first write the first data voltage to the first pixel sub-circuit under the control of the signal input from the gate signal terminal, and then write the first data voltage to the second pixel sub-circuit. The second data voltage; the first pixel sub-circuit compensates the driving module of the first pixel, and the second pixel sub-circuit compensates the driving module of the second pixel. The AMOLED pixel circuit can reduce the size of the pixel circuit, thereby reducing The pixel pitch increases the number of pixels per unit area and improves the display quality of the screen.
显然,本领域的技术人员可以对本实用新型进行各种改动和变型而不脱离本实用新型的精神和范围。这样,倘若本实用新型的这些修改和变型属于本实用新型权利要求及其等同技术的范围之内,则本实用新型也意图包含这些改动和变型在内。Obviously, those skilled in the art can make various changes and modifications to the utility model without departing from the spirit and scope of the utility model. In this way, if these modifications and variations of the utility model fall within the scope of the claims of the utility model and equivalent technologies thereof, the utility model is also intended to include these modifications and variations.
Claims (15)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201320555056.4U CN203480809U (en) | 2013-09-06 | 2013-09-06 | Pixel circuit and displayer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201320555056.4U CN203480809U (en) | 2013-09-06 | 2013-09-06 | Pixel circuit and displayer |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN203480809U true CN203480809U (en) | 2014-03-12 |
Family
ID=50229097
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201320555056.4U Expired - Lifetime CN203480809U (en) | 2013-09-06 | 2013-09-06 | Pixel circuit and displayer |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN203480809U (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103474026A (en) * | 2013-09-06 | 2013-12-25 | 京东方科技集团股份有限公司 | Pixel circuit and displayer |
| CN106611586A (en) * | 2017-03-08 | 2017-05-03 | 京东方科技集团股份有限公司 | Pixel driving circuit, driving method, organic light-emitting display panel and display device |
| WO2023108746A1 (en) * | 2021-12-16 | 2023-06-22 | Tcl华星光电技术有限公司 | Pixel compensation circuit and method, and display panel |
-
2013
- 2013-09-06 CN CN201320555056.4U patent/CN203480809U/en not_active Expired - Lifetime
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103474026A (en) * | 2013-09-06 | 2013-12-25 | 京东方科技集团股份有限公司 | Pixel circuit and displayer |
| WO2015032147A1 (en) * | 2013-09-06 | 2015-03-12 | 京东方科技集团股份有限公司 | Pixel circuit and display |
| CN103474026B (en) * | 2013-09-06 | 2015-08-19 | 京东方科技集团股份有限公司 | A kind of image element circuit and display |
| US9443472B2 (en) | 2013-09-06 | 2016-09-13 | Boe Technology Group Co., Ltd. | Pixel circuit and display |
| CN106611586A (en) * | 2017-03-08 | 2017-05-03 | 京东方科技集团股份有限公司 | Pixel driving circuit, driving method, organic light-emitting display panel and display device |
| WO2023108746A1 (en) * | 2021-12-16 | 2023-06-22 | Tcl华星光电技术有限公司 | Pixel compensation circuit and method, and display panel |
| US12087221B2 (en) | 2021-12-16 | 2024-09-10 | Tcl China Star Optoelectronics Technology Co., Ltd | Pixel compensation circuit, method and display panel |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103474025B (en) | Pixel circuit and displayer | |
| CN103474024B (en) | A kind of image element circuit and display | |
| CN203480810U (en) | Pixel circuit and displayer | |
| CN103474027B (en) | A kind of image element circuit and display | |
| CN103474026B (en) | A kind of image element circuit and display | |
| CN104036724B (en) | Image element circuit, the driving method of image element circuit and display device | |
| CN107342051B (en) | A kind of pixel circuit, display device, pixel circuit drive method | |
| EP3156994B1 (en) | Pixel driver circuit, driving method, array substrate, and display device | |
| CN105448244B (en) | pixel compensation circuit and AMOLED display device | |
| CN205541822U (en) | Pixel circuit , array substrate , display panel and display device | |
| CN103383834B (en) | A kind of image element circuit, display panel and display device | |
| US9449554B2 (en) | Pixel driving circuit and driving method thereof, display apparatus | |
| CN104021763B (en) | The driving method of image element circuit, display device and image element circuit | |
| CN105679236A (en) | Pixel circuit and driving method thereof, array substrate, display panel and display device | |
| CN107346654B (en) | Pixel circuit and driving method thereof, display device | |
| CN104157239A (en) | Pixel circuit, driving method of pixel circuit, and display device adopting pixel circuit | |
| CN106971691A (en) | A kind of image element circuit, driving method and display device | |
| US9293083B2 (en) | Pixel circuit and display | |
| CN203480807U (en) | Pixel circuit and displayer | |
| CN203480808U (en) | Pixel circuit and displayer | |
| CN203480809U (en) | Pixel circuit and displayer | |
| CN108182908A (en) | Pixel-driving circuit and its driving method, display panel and its driving method | |
| CN106920517A (en) | Pixel-driving circuit, driving method, image element circuit and display device | |
| CN203931451U (en) | Image element circuit and display device | |
| CN207115974U (en) | A kind of image element circuit and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20140312 Effective date of abandoning: 20150819 |
|
| AV01 | Patent right actively abandoned |
Granted publication date: 20140312 Effective date of abandoning: 20150819 |
|
| RGAV | Abandon patent right to avoid regrant |