[go: up one dir, main page]

CN203435089U - DSP and FPGA-based real-time detection apparatus for agronomic parameter of fruit tree - Google Patents

DSP and FPGA-based real-time detection apparatus for agronomic parameter of fruit tree Download PDF

Info

Publication number
CN203435089U
CN203435089U CN201320569359.1U CN201320569359U CN203435089U CN 203435089 U CN203435089 U CN 203435089U CN 201320569359 U CN201320569359 U CN 201320569359U CN 203435089 U CN203435089 U CN 203435089U
Authority
CN
China
Prior art keywords
fpga
dsp
real
circuit
module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201320569359.1U
Other languages
Chinese (zh)
Inventor
张富贵
沈明明
袁奎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guizhou University
Original Assignee
Guizhou University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guizhou University filed Critical Guizhou University
Priority to CN201320569359.1U priority Critical patent/CN203435089U/en
Application granted granted Critical
Publication of CN203435089U publication Critical patent/CN203435089U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Image Processing (AREA)

Abstract

本实用新型公开了一种基于DSP与FPGA的果树农学参数实时检测装置,包括FPGA协处理器,DSP芯片,其特征在于:FPGA协处理器与DSP芯片连接,FPGA协处理器及DSP芯片均连接到电源电路上;在FPGA协处理器上连接有视频采集模块,复位电路,验证电路及储存模块;在DSP芯片上连接有JETG电路,复位电路,储存模块及显示模块,显示模块与验证电路连接。本实用新型DSP与FPGA相结合的结构,保证了检测结果的实时性与准确性,在不破坏农作物现有生长状况的情况下实时地得到作物的基本农学参数,达到了智能化高精度的在线实时检测的目的,为实时变量喷雾提供了重要的依据,且适合我国的小地块小规模作业,具有较大实践应用价值。

Figure 201320569359

The utility model discloses a real-time detection device for fruit tree agronomic parameters based on DSP and FPGA, which comprises an FPGA coprocessor and a DSP chip, and is characterized in that the FPGA coprocessor is connected with the DSP chip, and both the FPGA coprocessor and the DSP chip are connected. to the power supply circuit; the FPGA coprocessor is connected with a video acquisition module, reset circuit, verification circuit and storage module; the DSP chip is connected with a JETG circuit, reset circuit, storage module and display module, and the display module is connected with the verification circuit . The structure of the combination of DSP and FPGA in the utility model ensures the real-time and accuracy of the detection results, obtains the basic agronomic parameters of the crops in real time without destroying the existing growth conditions of the crops, and achieves intelligent high-precision online The purpose of real-time detection provides an important basis for real-time variable spraying, and it is suitable for small-scale operations in small plots in my country, and has great practical application value.

Figure 201320569359

Description

基于DSP与FPGA的果树农学参数实时检测装置Real-time detection device for fruit tree agronomic parameters based on DSP and FPGA

技术领域 technical field

本实用新型涉及电子控制技术领域,尤其是一种基于DSP与FPGA的果树农学参数实时检测装置。  The utility model relates to the technical field of electronic control, in particular to a real-time detection device for fruit tree agronomic parameters based on DSP and FPGA. the

背景技术Background technique

图像处理技术检测农学参数的一般方法:利用扫描仪、数码相机等图像采集系统对作物图像进行采集,然后用数字图像处理的算法得出所求农学参数的在数字图像中的表示,或者提取出和农学参数相关的几何和色彩特征,于所测农学参数的真实值进行回归得到预测模型。 The general method of image processing technology to detect agronomic parameters: use image acquisition systems such as scanners and digital cameras to collect crop images, and then use digital image processing algorithms to obtain the representation of agronomic parameters in digital images, or extract and The geometric and color features related to the agronomic parameters are regressed on the real values of the measured agronomic parameters to obtain a prediction model.

发明内容 Contents of the invention

本实用新型的目的是:提供一种基于DSP与FPGA的果树农学参数实时检测装置,它实现了高频图像信号的精确采集,又可以保证运算处理的实时性与准确性,达到了智能化高精度的在线实时检测的目的。  The purpose of this utility model is to provide a real-time detection device for fruit tree agronomic parameters based on DSP and FPGA, which realizes the accurate collection of high-frequency image signals, and can ensure the real-time and accuracy of calculation and processing, and achieves high intelligence. The purpose of online real-time detection of precision. the

本实用新型是这样实现的:基于DSP与FPGA的果树农学参数实时检测装置,包括FPGA协处理器,DSP芯片,其特征在于:FPGA协处理器与DSP芯片连接,FPGA协处理器及DSP芯片均连接到电源电路上;在FPGA协处理器上连接有视频采集模块,复位电路,验证电路及储存模块;在DSP芯片上连接有JETG电路,复位电路,储存模块及显示模块,显示模块与验证电路连接。  The utility model is achieved in that the real-time detection device of fruit tree agronomic parameters based on DSP and FPGA comprises an FPGA coprocessor and a DSP chip, and is characterized in that: the FPGA coprocessor is connected with the DSP chip, and both the FPGA coprocessor and the DSP chip are connected. Connected to the power circuit; connected to the FPGA coprocessor is a video acquisition module, reset circuit, verification circuit and storage module; connected to the DSP chip is a JETG circuit, reset circuit, storage module and display module, display module and verification circuit connect. the

所述的视频采集模块包括CCD摄像头,CCD摄像头通过A/D转换芯片与视频处理芯片连接,在A/D转换芯片上连接有初始化模块,视频处理芯片与FPGA协处理器连接。  The video acquisition module includes a CCD camera, the CCD camera is connected with the video processing chip through the A/D conversion chip, the A/D conversion chip is connected with an initialization module, and the video processing chip is connected with the FPGA coprocessor. the

所述的复位电路带有时钟电路。时钟电路为整个系统提供统一的工作时序。  The reset circuit has a clock circuit. The clock circuit provides a unified working sequence for the whole system. the

所述的储存模块包括SDRAM储存模块及FLASH模块。  The storage module includes SDRAM storage module and FLASH module. the

电源电路是为系统提供所需要的3.3V、1.8V的内核电压,以1.2V参考电压而设计的。  The power supply circuit is designed to provide the required 3.3V and 1.8V core voltages for the system, and is designed with a 1.2V reference voltage. the

复位电路使系统初始上电的时候处于一个稳定可靠的初始状态。  The reset circuit keeps the system in a stable and reliable initial state when it is initially powered on. the

FPGA协处理器是图像采集的核心部分,主要完成系统采集来的视频数据的格式转换和帧存以及图像的输出控制功能。  The FPGA coprocessor is the core part of image acquisition, and mainly completes the format conversion, frame storage and image output control functions of the video data collected by the system. the

存储模块包括SDRAM模块及FLASH模块,SDRAM作为视频数据的缓存,FLASH存储DSP算法得到的检测结果。  The storage module includes SDRAM module and FLASH module, SDRAM is used as the cache of video data, and FLASH stores the detection result obtained by DSP algorithm. the

验证电路用了ADV7123将数字图像数据转换为模拟数据并用其驱动VGA显示器显示图像,以演示图像采集的效果。  The verification circuit uses ADV7123 to convert the digital image data into analog data and uses it to drive the VGA monitor to display the image, so as to demonstrate the effect of image acquisition. the

初始化模块主要功能是通过I2C总线对A/D转换芯片的寄存器进行配置,从而把CCD摄像头采集的PAL制式的视频数据解码为YUV4:2:2数据。  The main function of the initialization module is to configure the registers of the A/D conversion chip through the I 2 C bus, so as to decode the PAL video data collected by the CCD camera into YUV4:2:2 data.

视频处理模块的功能是对A/D转换芯片送来的YUV数据进行处理;利用SDRAM控制器的帧存储功能和异步FIFO存储器的协助下将相邻的三帧图像数据存储到SDRAM的固定地址。  The function of the video processing module is to process the YUV data sent by the A/D conversion chip; use the frame storage function of the SDRAM controller and the assistance of the asynchronous FIFO memory to store the adjacent three frames of image data to the fixed address of the SDRAM. the

显示模块用于产生驱动VGA的时序,把ADV7123输出的模拟图像打入VGA显示器进行显示。  The display module is used to generate timing for driving VGA, and put the analog image output by ADV7123 into the VGA display for display. the

由于采用了上述技术方案,与现有技术相比,本实用新型DSP与FPGA相结合的结构,利用FPGA协处理器具有强大的现场可编程能力,具有做时序的调整和图像处理的硬件算法的优势;DSP控制器是哈弗结构体系的嵌入式处理器,具有相互独立的数据总线和地址总线,独立的硬件乘法器,因此非常适合做数字信号处理;把两者结合起来,能够快速地完成图像信号的采集。而且DSP控制器可以快速的执行图像处理算法,保证了检测结果的实时性与准确性,在不破坏农作物现有生长状况的情况下实时地得到作物的基本农学参数,达到了智能化高精度的在线实时检测的目的,为实时变量喷雾提供了重要的依据,且适合我国的小地块小规模作业,具有较大实践应用价值。  Owing to having adopted above-mentioned technical scheme, compared with prior art, the structure that the utility model DSP combines with FPGA utilizes FPGA coprocessor to have powerful on-the-spot programmable ability, has the hardware algorithm that does timing adjustment and image processing Advantages; the DSP controller is an embedded processor of the Haval structure system, with independent data bus and address bus, and independent hardware multiplier, so it is very suitable for digital signal processing; combining the two can quickly complete the image signal collection. Moreover, the DSP controller can quickly execute the image processing algorithm to ensure the real-time and accuracy of the detection results, and obtain the basic agronomic parameters of the crops in real time without destroying the existing growth conditions of the crops, achieving intelligent and high-precision The purpose of online real-time detection provides an important basis for real-time variable spraying, and is suitable for small-scale operations in small plots in my country, and has great practical application value. the

附图说明 Description of drawings

附图1为本实用新型的结构示意图;  Accompanying drawing 1 is the structural representation of the utility model;

附图2为本实用新型的视频采集模块的结构示意图; Accompanying drawing 2 is the structural representation of video acquisition module of the present utility model;

附图3为本实用新型的工作原理图。 Accompanying drawing 3 is the working principle figure of the utility model.

具体实施方式 Detailed ways

本实用新型的实施例:基于DSP与FPGA的果树农学参数实时检测装置,包括FPGA协处理器1,DSP芯片2,其特征在于:FPGA协处理器1与DSP芯片2连接,FPGA协处理器1及DSP芯片2均连接到电源电路5上;在FPGA协处理器3上连接有视频采集模块3,复位电路4,验证电路6及储存模块7;在DSP芯片4上连接有JETG电路8,复位电路4,储存模块7及显示模块9,显示模块9与验证电路6连接;所述的视频采集模块3包括CCD摄像头3-1,CCD摄像头3-1通过A/D转换芯片3-2与视频处理芯片3-3连接,在A/D转换芯片3-2上连接有初始化模块3-4,视频处理芯片3-3与FPGA协处理器1连接;所述的复位电路4带有时钟电路。所述的储存模块7包括SDRAM储存模块及FLASH模块。  Embodiment of the present utility model: the fruit tree agronomy parameter real-time detection device based on DSP and FPGA, comprises FPGA coprocessor 1, DSP chip 2, is characterized in that: FPGA coprocessor 1 is connected with DSP chip 2, FPGA coprocessor 1 And DSP chip 2 are all connected on the power supply circuit 5; On FPGA coprocessor 3, be connected with video capture module 3, reset circuit 4, verification circuit 6 and storage module 7; Be connected with JETG circuit 8 on DSP chip 4, reset Circuit 4, storage module 7 and display module 9, display module 9 is connected with verification circuit 6; Described video collection module 3 comprises CCD camera 3-1, and CCD camera 3-1 passes A/D conversion chip 3-2 and video The processing chip 3-3 is connected, an initialization module 3-4 is connected on the A/D conversion chip 3-2, and the video processing chip 3-3 is connected with the FPGA coprocessor 1; the reset circuit 4 has a clock circuit. The storage module 7 includes an SDRAM storage module and a FLASH module. the

初始化模块3-4通过I2C总线对解码芯片的寄存器进行配置并初始化,CCD摄像头3-1采集到的原始图像数据格式为PAL制式,经过A/D转换芯片3-2采用saa7113芯片进行A/D转换处理后,生成每秒30帧的图像数据,该数据是分辨率为720×240 的YCbCr(4:2:2)格式的8位图像数据。A/D转换芯片3-2输出到FPGA协处理器1的信号有像素时钟,行、场参考信号,图像数据。FPGA协处理器1在输入的行、场参考都有效时,在输入象素时钟的同步下,接收图像数据进入接收缓存到线缓存模块;由SDRAM时钟控制将一帧数据读入SDRAM中; SDRAM占用容量过半时,从SDRAM 中读取一帧数据至输出缓存;输出缓存为异步FIFO,完成跨时钟传送数据的工作;DSP芯片2通过XINTF接口读取SDRAM存储器的固定地址。由DSP芯片2读取一帧数据,并在DSP芯片2中做生物量密度等农学参数的计算,送LCD显示,存入寄存器待用。验证工作由YUV转RGB模块和VGA控制模块完成。VGA接口在显示器上显示。图像处理过程中采取用三帧同步的处理方法,提高图像的处理速度来满足实时性的要求。  The initialization module 3-4 configures and initializes the registers of the decoding chip through the I 2 C bus. The original image data format collected by the CCD camera 3-1 is the PAL system, and the A/D conversion chip 3-2 adopts the saa7113 chip for A After the /D conversion process, image data at 30 frames per second is generated, which is 8-bit image data in YCbCr (4:2:2) format with a resolution of 720×240. The signals output from the A/D conversion chip 3-2 to the FPGA coprocessor 1 include pixel clock, row and field reference signals, and image data. When the input line and field references of FPGA coprocessor 1 are all valid, under the synchronization of the input pixel clock, the received image data enters the receive buffer to the line buffer module; controlled by the SDRAM clock, one frame of data is read into the SDRAM; SDRAM When more than half of the capacity is occupied, a frame of data is read from the SDRAM to the output buffer; the output buffer is an asynchronous FIFO to complete the work of transmitting data across clocks; the DSP chip 2 reads the fixed address of the SDRAM memory through the XINTF interface. A frame of data is read by the DSP chip 2, and agronomic parameters such as biomass density are calculated in the DSP chip 2, and then sent to the LCD for display and stored in the register for later use. The verification work is completed by the YUV to RGB module and the VGA control module. The VGA interface is shown on the monitor. In the process of image processing, the processing method of three frames synchronously is adopted to improve the image processing speed to meet the real-time requirement.

选用美光公司的SDRAM存储器MT48LC16M16A2P-6A芯片,用来缓存SAA7113芯片输出的图像数据。  Micron's SDRAM memory MT48LC16M16A2P-6A chip is selected to cache the image data output by the SAA7113 chip. the

FLASH芯片选用SST39VF800;系统采集的数据通过ADV7123解码后由VGA接口输出结果。 The FLASH chip selects SST39VF800; the data collected by the system is decoded by ADV7123 and output by the VGA interface.

Claims (4)

1.一种基于DSP与FPGA的果树农学参数实时检测装置,包括FPGA协处理器(1),DSP芯片(2),其特征在于:FPGA协处理器(1)与DSP芯片(2)连接,FPGA协处理器(1)及DSP芯片(2)均连接到电源电路(5)上;在FPGA协处理器(3)上连接有视频采集模块(3),复位电路(4),验证电路(6)及储存模块(7);在DSP芯片(4)上连接有JETG电路(8),复位电路(4),储存模块(7)及显示模块(9),显示模块(9)与验证电路(6)连接。 1. A real-time detection device for fruit tree agronomic parameters based on DSP and FPGA, comprising FPGA coprocessor (1), DSP chip (2), characterized in that: FPGA coprocessor (1) is connected with DSP chip (2), Both the FPGA coprocessor (1) and the DSP chip (2) are connected to the power supply circuit (5); the FPGA coprocessor (3) is connected with a video acquisition module (3), a reset circuit (4), and a verification circuit ( 6) and a storage module (7); the DSP chip (4) is connected with a JETG circuit (8), a reset circuit (4), a storage module (7) and a display module (9), a display module (9) and a verification circuit (6) CONNECTIONS. 2.根据权利要求1所述的基于DSP与FPGA的果树农学参数实时检测装置,其特征在于:所述的视频采集模块(3)包括CCD摄像头(3-1),CCD摄像头(3-1)通过A/D转换芯片(3-2)与视频处理芯片(3-3)连接,在A/D转换芯片(3-2)上连接有初始化模块(3-4),视频处理芯片(3-3)与FPGA协处理器(1)连接。 2. The real-time detection device for fruit tree agronomic parameters based on DSP and FPGA according to claim 1, characterized in that: the video acquisition module (3) includes a CCD camera (3-1), a CCD camera (3-1) The A/D conversion chip (3-2) is connected with the video processing chip (3-3), and the A/D conversion chip (3-2) is connected with an initialization module (3-4), and the video processing chip (3- 3) Connect with FPGA coprocessor (1). 3.根据权利要求1所述的基于DSP与FPGA的果树农学参数实时检测装置,其特征在于:所述的复位电路(4)带有时钟电路。 3. The real-time detection device for fruit tree agronomic parameters based on DSP and FPGA according to claim 1, characterized in that: the reset circuit (4) has a clock circuit. 4.根据权利要求1所述的基于DSP与FPGA的果树农学参数实时检测装置,其特征在于:所述的储存模块(7)包括SDRAM储存模块及FLASH模块。 4. The real-time detection device for fruit tree agronomic parameters based on DSP and FPGA according to claim 1, characterized in that: the storage module (7) includes a SDRAM storage module and a FLASH module.
CN201320569359.1U 2013-09-15 2013-09-15 DSP and FPGA-based real-time detection apparatus for agronomic parameter of fruit tree Expired - Fee Related CN203435089U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201320569359.1U CN203435089U (en) 2013-09-15 2013-09-15 DSP and FPGA-based real-time detection apparatus for agronomic parameter of fruit tree

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201320569359.1U CN203435089U (en) 2013-09-15 2013-09-15 DSP and FPGA-based real-time detection apparatus for agronomic parameter of fruit tree

Publications (1)

Publication Number Publication Date
CN203435089U true CN203435089U (en) 2014-02-12

Family

ID=50064101

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201320569359.1U Expired - Fee Related CN203435089U (en) 2013-09-15 2013-09-15 DSP and FPGA-based real-time detection apparatus for agronomic parameter of fruit tree

Country Status (1)

Country Link
CN (1) CN203435089U (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9411613B1 (en) 2015-04-22 2016-08-09 Ryft Systems, Inc. Systems and methods for managing execution of specialized processors
US9411528B1 (en) 2015-04-22 2016-08-09 Ryft Systems, Inc. Storage management systems and methods
US9542244B2 (en) 2015-04-22 2017-01-10 Ryft Systems, Inc. Systems and methods for performing primitive tasks using specialized processors

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9411613B1 (en) 2015-04-22 2016-08-09 Ryft Systems, Inc. Systems and methods for managing execution of specialized processors
US9411528B1 (en) 2015-04-22 2016-08-09 Ryft Systems, Inc. Storage management systems and methods
US9542244B2 (en) 2015-04-22 2017-01-10 Ryft Systems, Inc. Systems and methods for performing primitive tasks using specialized processors

Similar Documents

Publication Publication Date Title
CN108154494A (en) A kind of image fusion system based on low-light and infrared sensor
CN103049879B (en) A kind of Infrared images pre-processing method based on FPGA
CN101505434A (en) High resolution intelligent network camera array system having global synchronization function
CN106529517A (en) Image processing method and image processing device
CN102819822B (en) A kind of shortwave non refrigerating infrared imaging device
CN104967783B (en) Towards the micro- image capturing system of multichannel of micro-nano star
CN102025979A (en) Infrared video real-time enhancing display device based on dual DSPs (digital signal processors)
CN105827999B (en) Infrared image acquisition and processing system based on FPGA
CN203435089U (en) DSP and FPGA-based real-time detection apparatus for agronomic parameter of fruit tree
CN101221439B (en) An Embedded System of High-speed Parallel Multi-channel Digital Image Acquisition and Processing
CN103475799A (en) Real-time detection device for fruit tree agronomic parameters
CN107941349A (en) A kind of infrared thermal imaging network transmission system based on SOC
CN204069175U (en) A Video Tracking System Based on Machine Vision Technology
CN101640794A (en) Image data compression system and method thereof
CN104581075A (en) Panoramic video processing system and method based on heterogeneous platform
CN205375584U (en) Independent image acquisition system in computer
CN104378560A (en) Graph collecting system based on CMOS camera
CN102801998A (en) Portable polarimetric image collecting and processing system
CN107707820A (en) Aerial camera real-time electronic zooming system based on FPGA
CN106954029A (en) A panoramic video stitching method and system
CN103607545A (en) High definition video acquisition device and working method thereof
CN204231556U (en) A kind of modularization real time image processing system
CN203414766U (en) FPGA (field programmable gate array) based full polarization imaging processing system
CN103475819B (en) Ultra-high definition intelligent video camera and image data splicing method thereof
CN207689015U (en) A kind of infrared thermal imaging network transmission system based on SOC

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20140212

Termination date: 20150915

EXPY Termination of patent right or utility model