[go: up one dir, main page]

CN203366007U - Multi-time base signal device - Google Patents

Multi-time base signal device Download PDF

Info

Publication number
CN203366007U
CN203366007U CN 201320304284 CN201320304284U CN203366007U CN 203366007 U CN203366007 U CN 203366007U CN 201320304284 CN201320304284 CN 201320304284 CN 201320304284 U CN201320304284 U CN 201320304284U CN 203366007 U CN203366007 U CN 203366007U
Authority
CN
China
Prior art keywords
clock
signal
clock signal
output module
atomic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN 201320304284
Other languages
Chinese (zh)
Inventor
雷海东
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jianghan University
Original Assignee
Jianghan University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jianghan University filed Critical Jianghan University
Priority to CN 201320304284 priority Critical patent/CN203366007U/en
Application granted granted Critical
Publication of CN203366007U publication Critical patent/CN203366007U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

本实用新型公开了一种多时基信号装置,属于数字时钟领域。装置包括:包括用于提供原子钟基准时钟信号的原子钟输出模块,所述装置还包括:用于提供本地基准时钟信号的本地时钟输出模块;以及用于从至少两个时钟输出模块中,选择一个时钟输出模块提供的信号作为基准时钟信号,并输出所述基准时钟信号的基准时钟输出模块,所述至少两个时钟输出模块包括所述原子钟输出模块和所述本地时钟输出模块;所述原子钟基准时钟信号和所述本地基准时钟信号均为设定频率;所述基准时钟输出模块分别与所述原子钟输出模块和所述本地时钟输出模块连接。本实用新型能使基准时钟信号持续输出。

Figure 201320304284

The utility model discloses a multi-time base signal device, which belongs to the field of digital clocks. The device includes: an atomic clock output module for providing an atomic clock reference clock signal, and the device also includes: a local clock output module for providing a local reference clock signal; and for selecting a clock from at least two clock output modules The signal provided by the output module is used as a reference clock signal, and a reference clock output module that outputs the reference clock signal, and the at least two clock output modules include the atomic clock output module and the local clock output module; the atomic clock reference clock Both the signal and the local reference clock signal have a set frequency; the reference clock output module is connected to the atomic clock output module and the local clock output module respectively. The utility model can continuously output the reference clock signal.

Figure 201320304284

Description

一种多时基信号装置A multi-time base signal device

技术领域technical field

本实用新型涉及数字时钟领域,特别涉及一种多时基信号装置。The utility model relates to the field of digital clocks, in particular to a multi-time base signal device.

背景技术Background technique

随着SDH(Synchronous Digital Hierarchy,数字同步体系)的推进,时间中心可以通过时间网络将其提供的基准时钟信号(例如国家授时中心维护的UTC(Coordinated Universal Time,世界标准时间))发布到各个基准时钟信号应用点(例如时间频率实验室和时频系统中各个应用点)。各个基准时钟信号应用点采用基准时钟信号作为参考基准时间。此外,除了时间网络提供的基准时钟信号外,各个基准时钟信号应用点还可以采用本地基准时钟信号,例如高频晶振信号,作为基准时钟信号。With the advancement of SDH (Synchronous Digital Hierarchy, digital synchronization system), the time center can publish the reference clock signal (such as UTC (Coordinated Universal Time, World Standard Time) maintained by the National Time Service Center) to each reference through the time network Clock signal application points (such as various application points in time-frequency laboratories and time-frequency systems). Each reference clock signal application point adopts the reference clock signal as a reference reference time. In addition, in addition to the reference clock signal provided by the time network, each reference clock signal application point can also use a local reference clock signal, such as a high-frequency crystal oscillator signal, as the reference clock signal.

各个基准时钟信号应用点通过基准时钟信号的获取装置得到需要的基准时钟信号。现有的基准时钟信号的获取装置包括外部时钟信号的获取装置,例如GPS(Global Positioning System,全球定位系统)卫星信号获取装置:用于获取GPS卫星信号并将其提供给基准时钟信号应用点。Each reference clock signal application point obtains the required reference clock signal through the reference clock signal acquisition device. Existing reference clock signal acquisition devices include external clock signal acquisition devices, such as GPS (Global Positioning System, Global Positioning System) satellite signal acquisition devices: used to obtain GPS satellite signals and provide them to reference clock signal application points.

在实现本实用新型的过程中,发明人发现现有技术至少存在以下问题:现有基准时钟信号的获取装置只能提供单一的基准时钟信号,例如GPS卫星信号的获取装置仅提供GPS卫星信号,若GPS卫星信号出现干扰波动,该获取装置将不能提供持续的基准时钟信号,可能影响基准时钟信号应用点的运转。且单一的基准时钟信号,不能满足基准时钟信号应用点在不同应用场合需要采用不同基准时钟信号的需求。In the process of realizing the utility model, the inventor finds that there are at least the following problems in the prior art: the acquisition device of the existing reference clock signal can only provide a single reference clock signal, for example, the acquisition device of the GPS satellite signal only provides the GPS satellite signal, If the GPS satellite signal has interference fluctuations, the acquisition device will not be able to provide a continuous reference clock signal, which may affect the operation of the reference clock signal application point. Moreover, a single reference clock signal cannot meet the requirement that the reference clock signal application points need to adopt different reference clock signals in different application occasions.

实用新型内容Utility model content

为了提供持续的基准时钟信号,并满足基准时钟信号应用点在不同应用场合采用不同基准时钟信号的需求,本实用新型实施例提供了一种多时基信号装置。所述技术方案如下:In order to provide a continuous reference clock signal and meet the requirements of reference clock signal application points using different reference clock signals in different applications, the embodiment of the utility model provides a multi-time base signal device. Described technical scheme is as follows:

一种多时基信号装置,所述装置包括:用于提供原子钟基准时钟信号的原子钟输出模块,所述装置还包括:A multi-time base signal device, the device includes: an atomic clock output module for providing an atomic clock reference clock signal, and the device also includes:

用于提供本地基准时钟信号的本地时钟输出模块;以及a local clock output module for providing a local reference clock signal; and

用于从至少两个时钟输出模块中,选择一个时钟输出模块提供的信号作为基准时钟信号,并输出所述基准时钟信号的基准时钟输出模块,所述至少两个时钟输出模块包括所述原子钟输出模块和所述本地时钟输出模块;A reference clock output module for selecting a signal provided by a clock output module from at least two clock output modules as a reference clock signal and outputting the reference clock signal, the at least two clock output modules including the atomic clock output module and the local clock output module;

所述原子钟基准时钟信号和所述本地基准时钟信号均为设定频率;所述基准时钟输出模块分别与所述原子钟输出模块和所述本地时钟输出模块连接。Both the atomic clock reference clock signal and the local reference clock signal have a set frequency; the reference clock output module is connected to the atomic clock output module and the local clock output module respectively.

可选地,所述装置还包括:Optionally, the device also includes:

用于提供外部基准时钟信号的外部时钟输出模块,所述外部基准时钟信号为所述设定频率;An external clock output module for providing an external reference clock signal, the external reference clock signal being the set frequency;

所述基准时钟输出模块包括:The reference clock output module includes:

处理器和用于在所述处理器的控制下,输出基准时钟信号的选择器,所述选择器包括控制端、三个输入端和一个用于输出所述基准时钟信号的输出端,所述三个输入端分别与所述原子钟输出模块、所述本地时钟输出模块和所述外部时钟输出模块连接;A processor and a selector for outputting a reference clock signal under the control of the processor, the selector includes a control terminal, three input terminals and an output terminal for outputting the reference clock signal, the The three input terminals are respectively connected to the atomic clock output module, the local clock output module and the external clock output module;

所述基准时钟信号为所述三个输入端中的一个输入端输入的信号。The reference clock signal is a signal input from one of the three input terminals.

优选地,所述原子钟输出模块包括:Preferably, the atomic clock output module includes:

用于提供原子钟信号的原子钟;Atomic clocks for providing atomic clock signals;

用于将所述原子钟提供的原子钟信号分频,得到原子钟秒脉冲信号的第一秒脉冲产生单元;A first-second pulse generation unit for dividing the atomic clock signal provided by the atomic clock to obtain the atomic clock-second pulse signal;

用于接收GPS秒脉冲信号的GPS接收单元;A GPS receiving unit for receiving GPS second pulse signals;

用于对所述第一秒脉冲产生单元得到的原子钟秒脉冲信号和所述GPS接收单元接收的GPS秒脉冲信号进行相差测量,得到测量结果的第一比相单元;以及A first phase comparison unit for measuring the phase difference between the atomic clock second pulse signal obtained by the first second pulse generation unit and the GPS second pulse signal received by the GPS receiving unit, and obtaining the measurement result; and

用于根据所述第一比相单元得到的测量结果,对所述原子钟提供的原子钟信号进行相位调整,并输出调整后的原子钟信号的第一处理单元;A first processing unit for adjusting the phase of the atomic clock signal provided by the atomic clock according to the measurement result obtained by the first phase comparison unit, and outputting the adjusted atomic clock signal;

所述第一处理单元输出的调整后的原子钟信号为所述设定频率,所述原子钟分别与所述第一秒脉冲产生单元和所述第一处理单元连接,所述第一比相单元分别与所述第一秒脉冲产生单元、所述GPS接收单元和所述第一处理单元连接。The adjusted atomic clock signal output by the first processing unit is the set frequency, the atomic clock is respectively connected to the first second pulse generation unit and the first processing unit, and the first phase comparison unit is respectively It is connected with the first second pulse generating unit, the GPS receiving unit and the first processing unit.

可选地,所述原子钟输出模块还包括:Optionally, the atomic clock output module also includes:

用于对所述外部时钟输出模块提供的外部基准时钟信号进行分频,得到外部时钟秒脉冲信号的第二秒脉冲产生单元;A second pulse generation unit for dividing the frequency of the external reference clock signal provided by the external clock output module to obtain the second pulse signal of the external clock;

用于对所述第一秒脉冲产生单元得到的原子钟秒脉冲信号和所述第二秒脉冲产生单元得到的外部时钟秒脉冲信号进行相差测量,得到测量结果的第二比相单元;以及A second phase comparison unit for measuring the phase difference between the atomic clock second pulse signal obtained by the first second pulse generating unit and the external clock second pulse signal obtained by the second second pulse generating unit; and

用于根据所述第二比相单元得到的测量结果,对所述原子钟提供的原子钟信号进行相位调整,并输出调整后的原子钟信号的第二处理单元;A second processing unit for adjusting the phase of the atomic clock signal provided by the atomic clock according to the measurement result obtained by the second phase comparison unit, and outputting the adjusted atomic clock signal;

所述第二处理单元输出的调整后的原子信号为所述设定频率,所述第二秒脉冲产生单元与所述外部时钟输出模块连接,所述第二比相单元分别与所述第一秒脉冲产生单元、所述第二秒脉冲产生单元和所述第二处理单元连接,所述原子钟与所述第二处理单元连接。The adjusted atomic signal output by the second processing unit is the set frequency, the second second pulse generation unit is connected to the external clock output module, and the second phase comparison unit is connected to the first The second pulse generation unit, the second second pulse generation unit are connected to the second processing unit, and the atomic clock is connected to the second processing unit.

优选地,所述本地时钟输出模块包括:Preferably, the local clock output module includes:

用于提供本地时钟信号的本地时钟产生单元;a local clock generating unit for providing a local clock signal;

用于将所述本地时钟产生单元提供的本地时钟信号分频,得到本地秒脉冲信号的第三秒脉冲产生单元;A third second pulse generation unit for dividing the frequency of the local clock signal provided by the local clock generation unit to obtain a local second pulse signal;

用于对所述第三秒脉冲产生单元得到的所述本地秒脉冲信号与所述第一秒脉冲产生单元得到的原子钟秒脉冲信号进行相差测量,得到测量结果的第三比相单元;以及A third phase comparison unit for measuring the phase difference between the local second pulse signal obtained by the third second pulse generating unit and the atomic clock second pulse signal obtained by the first second pulse generating unit to obtain a measurement result; and

用于根据所述第三比相单元得到的测量结果,对所述本地时钟产生单元提供的本地时钟信号进行相位调整,并输出调整后的本地时钟信号的第三处理单元;A third processing unit configured to adjust the phase of the local clock signal provided by the local clock generation unit according to the measurement result obtained by the third phase comparison unit, and output the adjusted local clock signal;

所述第三处理单元输出的调整后的本地时钟信号为所述设定频率,所述本地时钟产生单元分别与所述第三秒脉冲产生单元和所述第三处理单元连接,所述第三比相单元分别与所述第一秒脉冲产生单元、所述第三秒脉冲产生单元和所述第三处理单元连接。The adjusted local clock signal output by the third processing unit is the set frequency, and the local clock generation unit is respectively connected with the third second pulse generation unit and the third processing unit, and the third The phase comparison unit is respectively connected with the first second pulse generating unit, the third second pulse generating unit and the third processing unit.

优选地,所述外部时钟输出模块包括:Preferably, the external clock output module includes:

用于接收外部时钟信号,并以所述本地时钟产生单元提供的本地时钟信号为参考时钟信号,测量所述外部时钟信号的频率的计数器;A counter for receiving an external clock signal and using the local clock signal provided by the local clock generating unit as a reference clock signal to measure the frequency of the external clock signal;

用于比较所述计数器测量的所述外部时钟信号的频率与所述设定频率,得到比较结果,并根据所述比较结果产生控制信号的第四处理单元;以及A fourth processing unit for comparing the frequency of the external clock signal measured by the counter with the set frequency, obtaining a comparison result, and generating a control signal according to the comparison result; and

用于根据所述第四处理单元产生的所述控制信号,将所述外部时钟信号的频率调整为所述设定频率,并输出调整为所述设定频率的外部时钟信号的信号发生单元;A signal generating unit for adjusting the frequency of the external clock signal to the set frequency according to the control signal generated by the fourth processing unit, and outputting the external clock signal adjusted to the set frequency;

所述四处理单元分别与所述计数器和所述信号发生单元连接。The four processing units are respectively connected to the counter and the signal generating unit.

优选地,所述原子钟为铷原子钟。Preferably, the atomic clock is a rubidium atomic clock.

优选地,所述本地时钟产生单元为压控晶体振荡器。Preferably, the local clock generating unit is a voltage-controlled crystal oscillator.

优选地,所述设定频率为10MHz。Preferably, the set frequency is 10MHz.

本实用新型实施例提供的技术方案带来的有益效果是:通过基准时钟输出模块将本地时钟输出模块输出的设定频率的本地基准时钟信号或原子钟输出模块提供的设定频率的原子钟基准时钟信号作为基准时钟信号,并输出设定频率的基准时钟信号,一方面,能够选择输出本地基准时钟信号或原子钟基准时钟信号任何一种,满足基准时钟信号应用点的不同需求;另一方面,能够当本地基准时钟信号或原子钟基准时钟信号两者之一出现问题时,选择输出另一者,使基准时钟信号持续输出,从而使基准时钟信号应用点正常运转。The beneficial effect brought by the technical solution provided by the embodiment of the utility model is: the local reference clock signal of the set frequency output by the local clock output module or the atomic clock reference clock signal of the set frequency provided by the atomic clock output module through the reference clock output module As a reference clock signal, and output a reference clock signal with a set frequency, on the one hand, it can choose to output either a local reference clock signal or an atomic clock reference clock signal to meet the different requirements of the reference clock signal application point; on the other hand, it can be used as When there is a problem with one of the local reference clock signal or the atomic clock reference clock signal, select the other to output the reference clock signal continuously, so that the reference clock signal application point can operate normally.

附图说明Description of drawings

为了更清楚地说明本实用新型实施例中的技术方案,下面将对实施例描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本实用新型的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the accompanying drawings that need to be used in the description of the embodiments will be briefly introduced below. Obviously, the accompanying drawings in the following description are only some implementations of the present invention. For example, those of ordinary skill in the art can also obtain other drawings based on these drawings on the premise of not paying creative efforts.

图1是本实用新型实施例提供的一种多时基信号装置的结构示意图;Fig. 1 is a schematic structural diagram of a multi-time base signal device provided by an embodiment of the present invention;

图2是本实用新型实施例提供的又一种多时基信号装置的结构示意图;Fig. 2 is a schematic structural diagram of another multi-time base signal device provided by an embodiment of the present invention;

图3是本实用新型实施例提供的再一种多时基信号装置的结构示意图;Fig. 3 is a schematic structural diagram of another multi-time base signal device provided by the embodiment of the present invention;

图4是本实用新型实施例提供的另一种多时基信号装置的结构示意图。Fig. 4 is a schematic structural diagram of another multi-time base signal device provided by an embodiment of the present invention.

具体实施方式Detailed ways

为使本实用新型的目的、技术方案和优点更加清楚,下面将结合附图对本实用新型实施方式作进一步地详细描述。In order to make the purpose, technical solutions and advantages of the present utility model clearer, the implementation of the present utility model will be further described in detail below in conjunction with the accompanying drawings.

在本实用新型实施例中,本地时钟提供本地时钟信号,本地时钟包括但不限于原子钟和晶体振荡器。外部时钟提供外部时钟信号,外部时钟包括但不限于备份的本地时钟,通常称为本地参考源。In the embodiment of the present invention, a local clock provides a local clock signal, and the local clock includes but is not limited to an atomic clock and a crystal oscillator. An external clock provides an external clock signal, and the external clock includes but is not limited to a backup local clock, which is usually called a local reference source.

实施例一Embodiment one

本实用新型实施例提供了一种多时基信号装置,参见图1和图2,该装置包括:用于提供原子钟基准时钟信号的原子钟输出模块101。该装置还包括:The embodiment of the present invention provides a multi-time base signal device, referring to FIG. 1 and FIG. 2 , the device includes: an atomic clock output module 101 for providing an atomic clock reference clock signal. The unit also includes:

用于提供本地基准时钟信号的本地时钟输出模块102;以及,用于从至少两个时钟输出模块中,选择一个时钟输出模块提供的信号作为基准时钟信号,并输出该基准时钟信号的基准时钟输出模块103。前述至少两个时钟输出模块包括原子钟输出模块101和本地时钟输出模块102。A local clock output module 102 for providing a local reference clock signal; and, for selecting a signal provided by a clock output module as a reference clock signal from at least two clock output modules, and outputting a reference clock output of the reference clock signal Module 103. The foregoing at least two clock output modules include an atomic clock output module 101 and a local clock output module 102 .

其中,原子钟基准时钟信号和本地基准时钟信号均为设定频率。基准时钟输出模块103分别与原子钟输出模块101和本地时钟输出模块102连接。Wherein, both the atomic clock reference clock signal and the local reference clock signal are set frequencies. The reference clock output module 103 is connected to the atomic clock output module 101 and the local clock output module 102 respectively.

参见图2,原子钟输出模块101包括:Referring to Fig. 2, the atomic clock output module 101 includes:

用于提供原子钟信号的原子钟1011;用于将原子钟1011提供的原子钟信号分频,得到原子钟1pps(1 pulse-per-second,秒脉冲)信号的第一秒脉冲产生单元1012;用于接收GPS1pps信号的GPS接收单元1013;用于对第一秒脉冲产生单元1012得到的原子钟1pps信号和GPS接收单元1013接收的GPS1pps信号进行相差测量,得到测量结果的第一比相单元1014;以及,用于根据第一比相单元1014得到的测量结果,对原子钟1011提供的原子钟信号进行相位调整,并输出调整后的原子钟信号的第一处理单元1015。Atomic clock 1011 for providing atomic clock signal; for dividing the atomic clock signal provided by atomic clock 1011 to obtain the first second pulse generation unit 1012 of atomic clock 1pps (1 pulse-per-second, second pulse) signal; for receiving GPS 1pps signal The GPS receiving unit 1013; for the atomic clock 1pps signal obtained by the first second pulse generating unit 1012 and the GPS1pps signal received by the GPS receiving unit 1013 for phase difference measurement, to obtain the first phase comparison unit 1014 of the measurement result; The measurement result obtained by the first phase comparison unit 1014 performs phase adjustment on the atomic clock signal provided by the atomic clock 1011 , and outputs the adjusted atomic clock signal to the first processing unit 1015 .

其中,第一处理单元1015输出的调整后的原子钟信号为设定频率。原子钟1011分别与第一秒脉冲产生单元1012和第一处理单元1015连接,第一比相单元1014分别与第一秒脉冲产生单元1012、GPS接收单元1013和第一处理单元1015连接。Wherein, the adjusted atomic clock signal output by the first processing unit 1015 is the set frequency. The atomic clock 1011 is connected to the first second pulse generating unit 1012 and the first processing unit 1015 respectively, and the first phase comparison unit 1014 is connected to the first second pulse generating unit 1012, the GPS receiving unit 1013 and the first processing unit 1015 respectively.

优选地,原子钟1012可以为铷原子钟。Preferably, the atomic clock 1012 may be a rubidium atomic clock.

具体地,原子钟输出模块101提供的原子钟基准时钟信号与GPS接收单元1013接收的接收GPS1pps信号同步,能够提高原子钟基准时钟信号的精确度。Specifically, the atomic clock reference clock signal provided by the atomic clock output module 101 is synchronized with the received GPS1pps signal received by the GPS receiving unit 1013, which can improve the accuracy of the atomic clock reference clock signal.

再次参见图2,本地时钟输出模块102包括:Referring to FIG. 2 again, the local clock output module 102 includes:

用于提供本地时钟信号的本地时钟产生单元1021;用于将本地时钟产生单元1021提供的本地时钟信号分频,得到本地1pps信号的第三秒脉冲产生单元1022;用于对第三秒脉冲产生单元1022得到的本地1pps信号与第一秒脉冲产生单元1012得到的原子钟1pps信号进行相差测量,得到测量结果的第三比相单元1023;以及,用于根据第三比相单元1023得到的测量结果,对本地时钟产生单元1021提供的本地时钟信号进行相位调整,并输出调整后的本地时钟信号的第三处理单元1024。The local clock generation unit 1021 for providing the local clock signal; for the frequency division of the local clock signal provided by the local clock generation unit 1021, to obtain the third second pulse generation unit 1022 of the local 1pps signal; for generating the third second pulse The local 1pps signal obtained by the unit 1022 and the atomic clock 1pps signal obtained by the first second pulse generation unit 1012 are measured for phase difference to obtain the third phase comparison unit 1023 of the measurement result; and, for the measurement result obtained by the third phase comparison unit 1023 A third processing unit 1024 that performs phase adjustment on the local clock signal provided by the local clock generation unit 1021 and outputs the adjusted local clock signal.

其中,第三处理单元1024输出的调整后的本地时钟信号为设定频率。本地时钟产生单元1021分别与第三秒脉冲产生单元1022和第三处理单元1024连接,第三比相单元1023分别与第一秒脉冲产生单元1012、第三秒脉冲产生单元1022和第三处理单元1024连接。Wherein, the adjusted local clock signal output by the third processing unit 1024 is the set frequency. The local clock generation unit 1021 is connected with the third second pulse generation unit 1022 and the third processing unit 1024 respectively, and the third phase comparison unit 1023 is respectively connected with the first second pulse generation unit 1012, the third second pulse generation unit 1022 and the third processing unit 1024 connections.

优选地,本地时钟产生单元1021可以为压控晶体振荡器,例如型号为OSA8607的恒温控制式晶体振荡器。Preferably, the local clock generating unit 1021 may be a voltage-controlled crystal oscillator, such as an oven-controlled crystal oscillator model OSA8607.

具体地,第一本地时钟输出模块102输出的本地基准时钟信号同步于原子钟1011产生的原子钟信号,能够提高精确度。Specifically, the local reference clock signal output by the first local clock output module 102 is synchronized with the atomic clock signal generated by the atomic clock 1011, which can improve accuracy.

优选地,第一处理单元1015和第三处理单元1024可以为微处理器或微控制器。具体地,第一处理单元1015和第三处理单元1024可以为同一个微处理器或微控制器。Preferably, the first processing unit 1015 and the third processing unit 1024 may be microprocessors or microcontrollers. Specifically, the first processing unit 1015 and the third processing unit 1024 may be the same microprocessor or microcontroller.

优选地,设定频率可以为10MHz。Preferably, the set frequency may be 10 MHz.

本实用新型实施例提供的上述装置带来的有益效果是:通过基准时钟输出模块将本地时钟输出模块输出的设定频率的本地基准时钟信号或原子钟输出模块提供的设定频率的原子钟基准时钟信号作为基准时钟信号,并输出设定频率的基准时钟信号,一方面,能够选择输出本地基准时钟信号或原子钟基准时钟信号任何一种,满足基准时钟信号应用点的不同需求;另一方面,能够当本地基准时钟信号或原子钟基准时钟信号两者之一出现问题时,选择输出另一者,使基准时钟信号持续输出,从而使基准时钟信号应用点正常运转。The beneficial effect brought by the above-mentioned device provided by the embodiment of the present invention is: the local reference clock signal of the set frequency output by the local clock output module or the atomic clock reference clock signal of the set frequency provided by the atomic clock output module through the reference clock output module As a reference clock signal, and output a reference clock signal with a set frequency, on the one hand, it can choose to output either a local reference clock signal or an atomic clock reference clock signal to meet the different requirements of the reference clock signal application point; on the other hand, it can be used as When there is a problem with one of the local reference clock signal or the atomic clock reference clock signal, select the other to output the reference clock signal continuously, so that the reference clock signal application point can operate normally.

进一步地,原子钟输出模块输出的原子钟基准时钟信号是与GPS1pps信号同步后的时钟信号,提高了原子钟基准时钟信号的精确度;本地时钟输出模块输出本地基准时钟信号是与原子钟信号同步后的时钟信号,提供了本地基准时钟信号的精确度。Further, the atomic clock reference clock signal output by the atomic clock output module is a clock signal synchronized with the GPS1pps signal, which improves the accuracy of the atomic clock reference clock signal; the local reference clock signal output by the local clock output module is a clock signal synchronized with the atomic clock signal , provides the accuracy of the local reference clock signal.

实施例二Embodiment two

本实用新型实施例提供了一种多时基信号装置,该装置包括原子钟输出模块201、本地时钟输出模块202和基准时钟输出模块203。其中,本地时钟输出模块202包括本地时钟产生单元2021、第三秒脉冲产生单元2022、第三比相单元2023和第三处理单元2024。本地时钟输出模块202的结构与实施例一中(图1和图2所示)描述的本地时钟输出模块102的结构相同,在此省略描述,不同之处在于,(1)该装置还包括外部时钟输出模块204、(2)描述了基准时钟输出模块203的结构、以及(3)原子钟输出模块201的结构不同。The embodiment of the utility model provides a multi-time base signal device, which includes an atomic clock output module 201 , a local clock output module 202 and a reference clock output module 203 . Wherein, the local clock output module 202 includes a local clock generation unit 2021 , a third second pulse generation unit 2022 , a third phase comparison unit 2023 and a third processing unit 2024 . The structure of the local clock output module 202 is the same as that of the local clock output module 102 described in the first embodiment (shown in Fig. 1 and Fig. 2 ), and the description is omitted here. The difference is that (1) the device also includes an external The clock output module 204, (2) describes the structure of the reference clock output module 203, and (3) the structure of the atomic clock output module 201 is different.

参见图3和图4,该装置还包括:用于提供外部基准时钟信号的外部时钟输出模块204。该外部基准时钟信号为设定频率。Referring to FIG. 3 and FIG. 4 , the device further includes: an external clock output module 204 for providing an external reference clock signal. The external reference clock signal is the set frequency.

再次参见图3和图4,基准时钟输出模块203包括:Referring to Fig. 3 and Fig. 4 again, the reference clock output module 203 includes:

处理器2031和用于在处理器2031的控制下,输出基准时钟信号的选择器2032。该选择器2032包括控制端C、三个输入端I和一个用于输出基准时钟信号的输出端O。三个输入端I分别与原子钟输出模块201、本地时钟输出模块202和外部时钟输出模块204连接。其中,基准时钟信号为三个输入端I中的一个输入端I输入的信号。A processor 2031 and a selector 2032 for outputting a reference clock signal under the control of the processor 2031 . The selector 2032 includes a control terminal C, three input terminals I and an output terminal O for outputting a reference clock signal. The three input terminals I are respectively connected to the atomic clock output module 201 , the local clock output module 202 and the external clock output module 204 . Wherein, the reference clock signal is a signal input from one of the three input terminals I.

优选地,参见图3和图4,外部时钟输出模块204包括:Preferably, referring to FIG. 3 and FIG. 4, the external clock output module 204 includes:

用于接收外部时钟信号(图3和图4中箭头所示),并以本地时钟产生单元2021提供的本地时钟信号为参考时钟信号,测量外部时钟信号的频率的计数器2041;用于比较计数器2041测量的外部时钟信号的频率与设定频率,得到比较结果,并根据该比较结果产生控制信号的第四处理单元2042;以及,用于根据第四处理单元2042产生的控制信号,将外部时钟信号的频率调整为设定频率,并输出调整为设定频率的外部时钟信号的信号发生单元2043。其中,第四处理单元2042分别与计数器2041和信号发生单元2043连接。A counter 2041 for receiving an external clock signal (shown by arrows in FIGS. 3 and 4 ) and using the local clock signal provided by the local clock generating unit 2021 as a reference clock signal to measure the frequency of the external clock signal; for comparing the counter 2041 The measured frequency of the external clock signal is compared with the set frequency to obtain a comparison result, and a fourth processing unit 2042 that generates a control signal according to the comparison result; and is used to convert the external clock signal to The frequency is adjusted to the set frequency, and the signal generating unit 2043 outputs an external clock signal adjusted to the set frequency. Wherein, the fourth processing unit 2042 is connected to the counter 2041 and the signal generating unit 2043 respectively.

具体地,输入计数器2042的外部时钟信号包括但不限于本地参考源。Specifically, the external clock signal input to the counter 2042 includes but is not limited to a local reference source.

优选地,信号发生单元2043可以为DDS(Direct Digital Synthesizer,直接数字式频率合成器)。Preferably, the signal generating unit 2043 may be a DDS (Direct Digital Synthesizer, direct digital frequency synthesizer).

值得说明的是,外部时钟输出模块提供的外部基准时钟信号具有以下有益效果:(1)当GPS1pps信号出现波动等不正常现象时,原子钟输出模块输出的原子钟基准时钟信号还可以与外部时钟输出模块提供的外部时钟信号进行同步,保证了原子钟输出模块输出的信号稳定;(2)在一些特殊的应用场合,例如需要基准时钟信号应用点内部短时间内的两个单位(例如A和B)时间同步,那么必须将A单位处的外部信号(相当于外部时钟输出模块提供的外部时钟信号)引入B单位处的时间系统(相当于本地时钟输出模块提供的本地时钟信号);(3)需要对本地测量仪器进行精度检测,那么就要用外部信号来做测量仪器的输入与参考进行同源自检。It is worth noting that the external reference clock signal provided by the external clock output module has the following beneficial effects: (1) When abnormal phenomena such as fluctuations occur in the GPS1pps signal, the atomic clock reference clock signal output by the atomic clock output module can also be compared with the external clock output module The external clock signal provided is synchronized to ensure the stability of the signal output by the atomic clock output module; (2) In some special applications, for example, the time of two units (such as A and B) within a short period of time within the application point of the reference clock signal is required Synchronization, then the external signal at unit A (equivalent to the external clock signal provided by the external clock output module) must be introduced into the time system at unit B (equivalent to the local clock signal provided by the local clock output module); (3) need to If the local measuring instrument performs precision testing, then an external signal must be used as the input of the measuring instrument and the reference for homogeneous self-checking.

参见图4,原子钟输出模块201包括原子钟2011、第一秒脉冲产生单元2012、GPS接收单元2013、第一比相单元2014和第一处理单元2015。原子钟2011、第一秒脉冲产生单元2012、GPS接收单元2013、第一比相单元2014、以及第一处理单元2015的结构与实施例一中(图1和图2所示)描述的原子钟1011、第一秒脉冲产生单元1012、GPS接收单元1013、第一比相单元1014、以及第一处理单元1015的结构相同,在此省略描述。该原子钟输出模块201还包括:Referring to FIG. 4 , the atomic clock output module 201 includes an atomic clock 2011 , a first second pulse generation unit 2012 , a GPS receiving unit 2013 , a first phase comparison unit 2014 and a first processing unit 2015 . The structure of the atomic clock 2011, the first second pulse generation unit 2012, the GPS receiving unit 2013, the first phase comparison unit 2014, and the first processing unit 2015 is the same as that of the atomic clock 1011, The structures of the first second pulse generation unit 1012 , the GPS receiving unit 1013 , the first phase comparison unit 1014 , and the first processing unit 1015 are the same, and the description is omitted here. The atomic clock output module 201 also includes:

用于对外部时钟输出模块204提供的外部基准时钟信号进行分频,得到外部时钟1pps信号的第二秒脉冲产生单元2016;用于对第一秒脉冲产生单元2012得到的原子钟1pps信号和第二秒脉冲产生单元2016得到的外部时钟1pps信号进行相差测量,得到测量结果的第二比相单元2017;以及,用于根据第二比相单元2017得到的测量结果,对原子钟2011提供的原子钟信号进行相位调整,并输出调整后的原子钟信号的第二处理单元2018。Used to divide the external reference clock signal provided by the external clock output module 204 to obtain the second second pulse generation unit 2016 of the external clock 1pps signal; for the atomic clock 1pps signal obtained by the first second pulse generation unit 2012 and the second The external clock 1pps signal obtained by the second pulse generation unit 2016 is used for phase difference measurement to obtain the second phase comparison unit 2017 of the measurement result; phase adjustment, and output the adjusted atomic clock signal to the second processing unit 2018.

其中,第二处理单元2018输出的调整后的原子信号为设定频率。第二秒脉冲产生单元2016与外部时钟输出模块204连接,第二比相单元2017分别与第一秒脉冲产生单元2012、第二秒脉冲产生单元2016和第二处理单元2018连接,原子钟2011与第二处理单元2018连接。Wherein, the adjusted atomic signal output by the second processing unit 2018 is the set frequency. The second second pulse generation unit 2016 is connected with the external clock output module 204, the second phase comparison unit 2017 is respectively connected with the first second pulse generation unit 2012, the second second pulse generation unit 2016 and the second processing unit 2018, and the atomic clock 2011 is connected with the second second pulse generation unit 2018. Two processing units 2018 are connected.

优选地,第一处理单元2015、第二处理单元2018、第三处理单元2024或第四处理单元2042可以为微处理器或微控制器。具体地,第一处理单元2015、第二处理单元2018、第三处理单元2024和第四处理单元2042可以与处理器2031为同一个处理器。Preferably, the first processing unit 2015, the second processing unit 2018, the third processing unit 2024 or the fourth processing unit 2042 may be a microprocessor or a microcontroller. Specifically, the first processing unit 2015 , the second processing unit 2018 , the third processing unit 2024 and the fourth processing unit 2042 may be the same processor as the processor 2031 .

优选地,设定频率可以为10MHz。Preferably, the set frequency may be 10 MHz.

本实用新型实施例提供的上述装置带来的有益效果是:通过基准时钟输出模块将本地时钟输出模块输出的设定频率的本地基准时钟信号或原子钟输出模块提供的设定频率的原子钟基准时钟信号作为基准时钟信号,并输出设定频率的基准时钟信号,一方面,能够选择输出本地基准时钟信号或原子钟基准时钟信号任何一种,满足基准时钟信号应用点的不同需求;另一方面,能够当本地基准时钟信号或原子钟基准时钟信号两者之一出现问题时,选择输出另一者,使基准时钟信号持续输出,从而使基准时钟信号应用点正常运转。The beneficial effect brought by the above-mentioned device provided by the embodiment of the present invention is: the local reference clock signal of the set frequency output by the local clock output module or the atomic clock reference clock signal of the set frequency provided by the atomic clock output module through the reference clock output module As a reference clock signal, and output a reference clock signal with a set frequency, on the one hand, it can choose to output either a local reference clock signal or an atomic clock reference clock signal to meet the different requirements of the reference clock signal application point; on the other hand, it can be used as When there is a problem with one of the local reference clock signal or the atomic clock reference clock signal, select the other to output the reference clock signal continuously, so that the reference clock signal application point can operate normally.

进一步地,原子钟输出模块输出的原子钟基准时钟信号是与GPS1pps信号同步后的时钟信号,提高了原子钟基准时钟信号的精确度;本地时钟输出模块输出本地基准时钟信号是与原子钟信号同步后的时钟信号,提供了本地基准时钟信号的精确度。Further, the atomic clock reference clock signal output by the atomic clock output module is a clock signal synchronized with the GPS1pps signal, which improves the accuracy of the atomic clock reference clock signal; the local reference clock signal output by the local clock output module is a clock signal synchronized with the atomic clock signal , provides the accuracy of the local reference clock signal.

更进一步地,基准时钟输出模块还可以将本地时钟输出模块输出的设定频率的本地基准时钟信号、原子钟输出模块提供的设定频率的原子钟基准时钟信号、或外部时钟输出模块提供的外部基准时钟信号作为基准时钟信号,并输出设定频率的基准时钟信号,能够选择三种基准时钟信号任何一种输出,使基准时钟信号应用点能够选择的基准时钟信号的范围更大,同时,更大限度地保证持续输出基准时钟信号。Furthermore, the reference clock output module can also use the local reference clock signal with a set frequency output by the local clock output module, the atomic clock reference clock signal with a set frequency provided by the atomic clock output module, or the external reference clock provided by the external clock output module The signal is used as a reference clock signal and outputs a reference clock signal with a set frequency. Any one of the three reference clock signals can be selected for output, so that the range of reference clock signals that can be selected by the reference clock signal application point is larger, and at the same time, the maximum to ensure continuous output of the reference clock signal.

上述本实用新型实施例序号仅仅为了描述,不代表实施例的优劣。The serial numbers of the above-mentioned embodiments of the utility model are only for description, and do not represent the advantages and disadvantages of the embodiments.

以上所述仅为本实用新型的较佳实施例,并不用以限制本实用新型,凡在本实用新型的精神和原则之内,所作的任何修改、等同替换、改进等,均应包含在本实用新型的保护范围之内。The above descriptions are only preferred embodiments of the present utility model, and are not intended to limit the present utility model. Any modifications, equivalent replacements, improvements, etc. made within the spirit and principles of the present utility model shall be included in this utility model. within the scope of protection of utility models.

Claims (9)

1.一种多时基信号装置,包括用于提供原子钟基准时钟信号的原子钟输出模块,其特征在于,所述装置还包括:1. A multi-time base signal device, including an atomic clock output module for providing an atomic clock reference clock signal, is characterized in that the device also includes: 用于提供本地基准时钟信号的本地时钟输出模块;以及a local clock output module for providing a local reference clock signal; and 用于从至少两个时钟输出模块中,选择一个时钟输出模块提供的信号作为基准时钟信号,并输出所述基准时钟信号的基准时钟输出模块,所述至少两个时钟输出模块包括所述原子钟输出模块和所述本地时钟输出模块;A reference clock output module for selecting a signal provided by a clock output module from at least two clock output modules as a reference clock signal and outputting the reference clock signal, the at least two clock output modules including the atomic clock output module and the local clock output module; 所述原子钟基准时钟信号和所述本地基准时钟信号均为设定频率;所述基准时钟输出模块分别与所述原子钟输出模块和所述本地时钟输出模块连接。Both the atomic clock reference clock signal and the local reference clock signal have a set frequency; the reference clock output module is connected to the atomic clock output module and the local clock output module respectively. 2.根据权利要求1所述的装置,其特征在于,所述装置还包括:2. The device according to claim 1, further comprising: 用于提供外部基准时钟信号的外部时钟输出模块,所述外部基准时钟信号为所述设定频率;An external clock output module for providing an external reference clock signal, the external reference clock signal being the set frequency; 所述基准时钟输出模块包括:The reference clock output module includes: 处理器和用于在所述处理器的控制下,输出基准时钟信号的选择器,所述选择器包括控制端、三个输入端和一个用于输出所述基准时钟信号的输出端,所述三个输入端分别与所述原子钟输出模块、所述本地时钟输出模块和所述外部时钟输出模块连接;A processor and a selector for outputting a reference clock signal under the control of the processor, the selector includes a control terminal, three input terminals and an output terminal for outputting the reference clock signal, the The three input terminals are respectively connected to the atomic clock output module, the local clock output module and the external clock output module; 所述基准时钟信号为所述三个输入端中的一个输入端输入的信号。The reference clock signal is a signal input from one of the three input terminals. 3.根据权利要求2所述的装置,其特征在于,所述原子钟输出模块包括:3. The device according to claim 2, wherein the atomic clock output module comprises: 用于提供原子钟信号的原子钟;Atomic clocks for providing atomic clock signals; 用于将所述原子钟提供的原子钟信号分频,得到原子钟秒脉冲信号的第一秒脉冲产生单元;A first-second pulse generation unit for dividing the atomic clock signal provided by the atomic clock to obtain the atomic clock-second pulse signal; 用于接收全球定位系统秒脉冲信号的全球定位系统接收单元;A global positioning system receiving unit for receiving the second pulse signal of the global positioning system; 用于对所述第一秒脉冲产生单元得到的原子钟秒脉冲信号和所述全球定位系统接收单元接收的全球定位系统秒脉冲信号进行相差测量,得到测量结果的第一比相单元;以及A first phase comparison unit for measuring the phase difference between the atomic clock second pulse signal obtained by the first second pulse generating unit and the global positioning system second pulse signal received by the global positioning system receiving unit, and obtaining the measurement result; and 用于根据所述第一比相单元得到的测量结果,对所述原子钟提供的原子钟信号进行相位调整,并输出调整后的原子钟信号的第一处理单元;A first processing unit for adjusting the phase of the atomic clock signal provided by the atomic clock according to the measurement result obtained by the first phase comparison unit, and outputting the adjusted atomic clock signal; 所述第一处理单元输出的调整后的原子钟信号为所述设定频率,所述原子钟分别与所述第一秒脉冲产生单元和所述第一处理单元连接,所述第一比相单元分别与所述第一秒脉冲产生单元、所述全球定位系统接收单元和所述第一处理单元连接。The adjusted atomic clock signal output by the first processing unit is the set frequency, the atomic clock is respectively connected to the first second pulse generation unit and the first processing unit, and the first phase comparison unit is respectively It is connected with the first second pulse generating unit, the global positioning system receiving unit and the first processing unit. 4.根据权利要求3所述的装置,其特征在于,所述原子钟输出模块还包括:4. device according to claim 3, is characterized in that, described atomic clock output module also comprises: 用于对所述外部时钟输出模块提供的外部基准时钟信号进行分频,得到外部时钟秒脉冲信号的第二秒脉冲产生单元;A second pulse generation unit for dividing the frequency of the external reference clock signal provided by the external clock output module to obtain the second pulse signal of the external clock; 用于对所述第一秒脉冲产生单元得到的原子钟秒脉冲信号和所述第二秒脉冲产生单元得到的外部时钟秒脉冲信号进行相差测量,得到测量结果的第二比相单元;以及A second phase comparison unit for measuring the phase difference between the atomic clock second pulse signal obtained by the first second pulse generating unit and the external clock second pulse signal obtained by the second second pulse generating unit; and 用于根据所述第二比相单元得到的测量结果,对所述原子钟提供的原子钟信号进行相位调整,并输出调整后的原子钟信号的第二处理单元;A second processing unit for adjusting the phase of the atomic clock signal provided by the atomic clock according to the measurement result obtained by the second phase comparison unit, and outputting the adjusted atomic clock signal; 所述第二处理单元输出的调整后的原子信号为所述设定频率,所述第二秒脉冲产生单元与所述外部时钟输出模块连接,所述第二比相单元分别与所述第一秒脉冲产生单元、所述第二秒脉冲产生单元和所述第二处理单元连接,所述原子钟与所述第二处理单元连接。The adjusted atomic signal output by the second processing unit is the set frequency, the second second pulse generation unit is connected to the external clock output module, and the second phase comparison unit is connected to the first The second pulse generation unit, the second second pulse generation unit are connected to the second processing unit, and the atomic clock is connected to the second processing unit. 5.根据权利要求4所述的装置,其特征在于,所述本地时钟输出模块包括:5. The device according to claim 4, wherein the local clock output module comprises: 用于提供本地时钟信号的本地时钟产生单元;a local clock generating unit for providing a local clock signal; 用于将所述本地时钟产生单元提供的本地时钟信号分频,得到本地秒脉冲信号的第三秒脉冲产生单元;A third second pulse generation unit for dividing the frequency of the local clock signal provided by the local clock generation unit to obtain a local second pulse signal; 用于对所述第三秒脉冲产生单元得到的所述本地秒脉冲信号与所述第一秒脉冲产生单元得到的原子钟秒脉冲信号进行相差测量,得到测量结果的第三比相单元;以及A third phase comparison unit for measuring the phase difference between the local second pulse signal obtained by the third second pulse generating unit and the atomic clock second pulse signal obtained by the first second pulse generating unit to obtain a measurement result; and 用于根据所述第三比相单元得到的测量结果,对所述本地时钟产生单元提供的本地时钟信号进行相位调整,并输出调整后的本地时钟信号的第三处理单元;A third processing unit configured to adjust the phase of the local clock signal provided by the local clock generation unit according to the measurement result obtained by the third phase comparison unit, and output the adjusted local clock signal; 所述第三处理单元输出的调整后的本地时钟信号为所述设定频率,所述本地时钟产生单元分别与所述第三秒脉冲产生单元和所述第三处理单元连接,所述第三比相单元分别与所述第一秒脉冲产生单元、所述第三秒脉冲产生单元和所述第三处理单元连接。The adjusted local clock signal output by the third processing unit is the set frequency, and the local clock generating unit is respectively connected with the third second pulse generating unit and the third processing unit, and the third The phase comparison unit is respectively connected with the first second pulse generating unit, the third second pulse generating unit and the third processing unit. 6.根据权利要求5所述的装置,其特征在于,所述外部时钟输出模块包括:6. The device according to claim 5, wherein the external clock output module comprises: 用于接收外部时钟信号,并以所述本地时钟产生单元提供的本地时钟信号为参考时钟信号,测量所述外部时钟信号的频率的计数器;A counter for receiving an external clock signal and using the local clock signal provided by the local clock generating unit as a reference clock signal to measure the frequency of the external clock signal; 用于比较所述计数器测量的所述外部时钟信号的频率与所述设定频率,得到比较结果,并根据所述比较结果产生控制信号的第四处理单元;以及A fourth processing unit for comparing the frequency of the external clock signal measured by the counter with the set frequency, obtaining a comparison result, and generating a control signal according to the comparison result; and 用于根据所述第四处理单元产生的所述控制信号,将所述外部时钟信号的频率调整为所述设定频率,并输出调整为所述设定频率的外部时钟信号的信号发生单元;A signal generating unit for adjusting the frequency of the external clock signal to the set frequency according to the control signal generated by the fourth processing unit, and outputting the external clock signal adjusted to the set frequency; 所述四处理单元分别与所述计数器和所述信号发生单元连接。The four processing units are respectively connected to the counter and the signal generating unit. 7.根据权利要求3-6任一项所述的装置,其特征在于,所述原子钟为铷原子钟。7. The device according to any one of claims 3-6, wherein the atomic clock is a rubidium atomic clock. 8.根据权利要求5或6所述的装置,其特征在于,所述本地时钟产生单元为压控晶体振荡器。8. The device according to claim 5 or 6, wherein the local clock generating unit is a voltage-controlled crystal oscillator. 9.根据权利要求1-6任一项所述的装置,其特征在于,所述设定频率为10MHz。9. The device according to any one of claims 1-6, wherein the set frequency is 10 MHz.
CN 201320304284 2013-05-29 2013-05-29 Multi-time base signal device Expired - Fee Related CN203366007U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 201320304284 CN203366007U (en) 2013-05-29 2013-05-29 Multi-time base signal device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 201320304284 CN203366007U (en) 2013-05-29 2013-05-29 Multi-time base signal device

Publications (1)

Publication Number Publication Date
CN203366007U true CN203366007U (en) 2013-12-25

Family

ID=49813750

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 201320304284 Expired - Fee Related CN203366007U (en) 2013-05-29 2013-05-29 Multi-time base signal device

Country Status (1)

Country Link
CN (1) CN203366007U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108107711A (en) * 2017-12-19 2018-06-01 江汉大学 A clock source device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108107711A (en) * 2017-12-19 2018-06-01 江汉大学 A clock source device

Similar Documents

Publication Publication Date Title
CN103346852B (en) A kind of device that reference clock signal is provided
CN203164620U (en) High precision time synchronization device
CN102045062B (en) A Digital Phase Locked Loop Based on Cordic Algorithm
CN103324080B (en) Satellite Tame Rubidium Clock card
CN105376043B (en) A kind of method for synchronizing time of double board systems
TWI642277B (en) Frequency division clock alignment
CN103281076B (en) A kind of method of clock source and signal transacting thereof
CN104460313A (en) GPS time service device for providing high-precision large-step time synchronizing signals
CN105102991B (en) signal processing device
WO2023004576A1 (en) Clock synchronization method, apparatus and system, and chip
CN203366007U (en) Multi-time base signal device
CN103618501A (en) Alternating current sampling synchronous frequency multiplier based on FPGA
CN109120260A (en) A kind of clock module high-precision phase demodulation system and method based on ASIC-TDC
CN115549838A (en) Time service equipment, system and method
CN107566199A (en) Signal processing apparatus and method and the electronic equipment including the device
CN203311175U (en) GPS time service and DDS combined device for realizing stable high-speed synchronous clock
CN107359873B (en) A device and method for calibrating clock errors of merged unit testers based on phase locking and phase shifting
CN113507742B (en) Time synchronization method for ground-based navigation positioning system
CN205945699U (en) GNSS high accuracy time service / punctual device
CN206559369U (en) A kind of high steady time-base signal output system
CN204166296U (en) A kind of GPS time service device
RU172628U1 (en) TIME SYNCHRONIZATION SERVER
CN215117190U (en) A clock difference measuring device, digital clock
CN104753497A (en) Method and device for correcting OSCPPS
CN104460314A (en) Time correcting method and system

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20131225

Termination date: 20140529