CN203277387U

CN203277387U - Field effect transistor and edge structure for field effect transistor

Info

Publication number: CN203277387U
Application number: CN 201320300304
Authority: CN
Inventors: 马荣耀; 李铁生; 王怀锋
Original assignee: Chengdu Monolithic Power Systems Co Ltd
Current assignee: Chengdu Monolithic Power Systems Co Ltd
Priority date: 2013-05-29
Filing date: 2013-05-29
Publication date: 2013-11-06
Anticipated expiration: 2023-05-29

Abstract

A field effect transistor and an edge structure for the field effect transistor are provided. According to an embodiment of the present disclosure, a field effect transistor includes a transistor cell formed in an active cell region and an edge structure formed in an edge region. The edge structure comprises a plurality of groove-shaped isolation units which are sequentially arranged from the inner side to the outer side of an edge area; wherein the starting groove type isolation unit closest to the inner side of the edge region divides the body region of the field effect transistor into an effective body region and an electrically suspended suspension body region; and the initial groove type isolation unit is electrically coupled with the grid region of the transistor unit, and the rest groove type isolation units are electrically suspended. The edge structure can not only well isolate the edge region from the effective unit region so as to protect the transistor unit in the effective unit region from being influenced by a current carrier of the edge region, but also solve the problem that the initial groove type isolation unit is easy to break down, so that the transistor has relatively high reverse breakdown voltage and good working stability.

Description

Field effect transistor and edge structure for field effect transistor

Technical Field

Embodiments of the present disclosure relate to semiconductor devices, and more particularly, but not exclusively, to field effect transistors.

Background

Metal Oxide Semiconductor Field Effect Transistor (MOSFET), Junction Field Effect Transistor (JFET), and double-diffused MOSFETSemiconductor devices such as transistors (DMOS) have been widely used in the electronics industry. In some applications, such as power switches for switching-type voltage converters, the field effect transistor should have good current handling capability, low on-resistance Rds_ONHigher breakdown voltage BV and good safety durability.

Field effect transistors such as MOSFETs, JFETs, DMOS, etc. are typically fabricated on a semiconductor substrate and have an active cell area and an edge area. The active cell area comprises at least one field effect transistor cell having a gate region, a source region and a drain region, and a conductive channel region between the source region and the drain region can be controlled by the gate region to control an operating state of the field effect transistor, e.g., on or off. The edge region should include at least one isolation unit, to achieve isolation between the effective cell region and the edge region, to block a leakage path from the edge region to the effective cell region, and to improve a reverse breakdown voltage of the field effect transistor (i.e., a maximum drain-source voltage that the field effect transistor can withstand in an off state). Increasing the number of field effect transistor cells in the active cell area helps to increase the current handling capability of the field effect transistor, and to reduce the on-resistance Rds_ON. Improving the isolation and voltage resistance of the isolation cell in the edge region helps to improve the reverse breakdown voltage and safety durability of the field effect transistor. The field effect transistor may generally have either a planar gate structure or a trench gate structure.

Taking a trench-gate field effect transistor as an example, fig. 1 shows a schematic longitudinal cross-sectional view of a trench-gate field effect transistor 10. The field effect transistor 10 is formed on an N-type semiconductor substrate 101, and includes an effective cell region 102 and an edge region 103. A trench gate 104, an N + type source region 105 and a P body region 106 are formed in the effective unit region 102, the semiconductor substrate 101 serves as a drain region, and the trench gate 104 is isolated from the source region 105, the body region 106 and the substrate 101 by a gate oxide layer formed on the bottom and the side wall of the trench. The trench gates 104 are electrically connected to each other, and this electrical connection is illustrated by a broken line connecting each other in fig. 1. A trench gate contact 107 is formed in the edge region 103 electrically coupled to the trench gate 104 (again this electrical coupling is illustrated in dashed lines) and has a wider lateral width than the trench gate 104 to more easily contact the gate electrode 108 to couple the trench gate 104 to the gate electrode 108. A plurality of trench isolation cells 109 are also formed in the edge region 103, each trench isolation cell 109 having the same or similar structure as the trench gate 104 and also isolated from the body region 106 and the substrate 101 by an oxide layer covering the bottom and sidewalls of the trench. The trench isolation cell 109 shown in fig. 1 is electrically floating, i.e. is not coupled to any potential through any electrodes. Although such trench type isolation cells 109 may function to better isolate the edge region 103 from the active cell region 102, there are some problems. Fig. 2 illustrates a local equipotential line distribution diagram (e.g., corresponding to the local region indicated by BB' in fig. 1) for the field effect transistor 10 of fig. 1 in the off state and a higher drain-source voltage applied between the drain region 101 and the source region 105. As can be seen from fig. 2, when a higher drain-source voltage is applied between the drain region 101 and the source region 105 in the off state of the field effect transistor 10, the left side of the trench isolation cell 109 (the leftmost trench isolation cell 109) closest to the effective cell region 102 among the plurality of floating trench isolation cells 109 has a stronger electric field distribution (e.g., the equipotential lines are more densely distributed in the portion enclosed by the dashed line frame in fig. 2). This strong electric field region causes the leftmost trench isolation cell 109 to be subjected to a large voltage, which easily causes a reverse breakdown voltage shift of the field effect transistor 10, and even causes a sidewall oxide layer of the trench isolation cell 109 to be broken down. Once the sidewall oxide layer is broken down, the field effect transistor 10 will be damaged. Therefore, the presence of the strong electric field region on the left side of the leftmost trench isolation unit 109 may cause the reverse breakdown voltage of the field effect transistor 10 to drift or decrease so as not to meet the intended design requirements. In addition, during use, the trench isolation cell 109 on the leftmost side of the field effect transistor 10 may repeatedly receive a strong voltage for a long time, and thus reliability and durability may be reduced, which may affect the service life of the field effect transistor 10.

SUMMERY OF THE UTILITY MODEL

In view of one or more problems in the prior art, embodiments of the present disclosure provide a field effect transistor, an edge structure for a field effect transistor.

In an aspect of the present invention, a field effect transistor is provided, including: a substrate including an active cell area and an edge area, the edge area being located at a periphery of the active cell area; a plurality of transistor cells formed in the active cell region, wherein each transistor cell includes a drain region, a gate region, an active body region, and a source region, the source region being located in the active body region and formed laterally adjacent to the gate region on both sides of the gate region; a suspended body region located in the edge region; the groove-shaped isolation units are formed in the edge area and are sequentially arranged from the inner side of the edge area to the outer side of the edge area; wherein: each groove-shaped isolation unit comprises a dielectric layer and a conductive layer which are formed in a first-type groove, wherein the dielectric layer is distributed on the side wall and the bottom of the first-type groove, and the conductive layer is filled in the first-type groove distributed with the dielectric layer; the initial groove-shaped isolation unit closest to the inner side of the edge area in the plurality of groove-shaped isolation units isolates the effective body area from the suspended body area, so that the suspended body area is electrically suspended; and the starting groove type isolation unit is electrically coupled with the gate region of the transistor unit, and the rest groove type isolation units are electrically suspended.

According to some embodiments, the substrate has a first conductivity type; the active body region and the suspension region have a second conductivity type opposite the first conductivity type; the source region having the first conductivity type; the drain region is located in the substrate and has the first conductivity type.

According to some embodiments, the gate region is configured as a trench gate region, and includes a gate dielectric layer and a gate conductive layer formed in the second type trench, the gate dielectric layer is disposed on the sidewall and the bottom of the second type trench, and the gate conductive layer fills the second type trench in which the gate dielectric layer is disposed.

According to some embodiments, the field effect transistor further comprises: at least one groove type grid bus unit which is electrically connected with the groove type grid region and comprises a bus dielectric layer and a bus conducting layer which are formed in a third type groove, wherein the bus dielectric layer is distributed on the side wall and the bottom of the third type groove, and the bus conducting layer is filled in the third type groove distributed with the bus dielectric layer; wherein the third-type trenches have a relatively wider lateral width than the second-type trenches.

According to some embodiments, the first-type trench of the starting trench type isolation unit has a relatively wider lateral width than the second-type trench; and the starting groove type isolation unit is electrically coupled with the groove type gate bus unit and is electrically coupled to the groove type gate region through the groove type gate bus unit.

According to some embodiments, the field effect transistor further comprises: the interlayer dielectric layer is positioned on the upper surface of the substrate; and a gate metal layer on an upper surface of the interlayer dielectric layer, electrically connected to the bus conductive layer through a first via hole formed in the interlayer dielectric layer, and electrically connected to the conductive layer of the initial trench type isolation unit through a second via hole formed in the interlayer dielectric layer.

According to some embodiments, the substrate includes a base layer and an epitaxial layer on the base layer, the epitaxial layer having a relatively lower doping concentration than the base layer, the base layer configured as the drain region.

According to some embodiments, a second trench type isolation cell adjacent to the starting trench type isolation cell in the plurality of trench type isolation cells is also electrically coupled to the gate region, and the remaining trench type isolation cells are electrically suspended.

According to some embodiments, the remaining slot-type isolation cells are coupled to each other in groups to form a plurality of electrically floating sets of slot-type isolation cells.

According to some embodiments, the field effect transistor further comprises: at least one RESURF region located in a portion of the edge region that is further inside than the starting slot type isolation cell; and the RESURF region has an opposite conductivity type from the suspended body region and has a relatively shallower doping depth than the suspended body region.

According to some embodiments, the starting trench type isolation unit is electrically disconnected from the gate region.

According to some embodiments, the at least one RESURF region is one RESURF region, and the one RESURF region is in contact with a sidewall of the starting trench type isolation cell.

According to some embodiments, the at least one RESURF region is a plurality of RESURF regions arranged apart from each other, and the RESURF region adjacent to the starting trench type isolation cell is separated from a sidewall of the starting trench type isolation cell.

In another aspect of the present invention, an edge structure of a field effect transistor is provided, which is formed in an edge region of the field effect transistor, the field effect transistor further includes a transistor unit formed in an active cell region, the transistor unit having a drain region, a gate region, an active body region and a source region, the edge structure includes: a suspended body region; the groove-shaped isolation units are sequentially arranged from the inner side of the edge area to the outer side of the edge area; each groove-type isolation unit comprises a dielectric layer and a conductive layer which are formed in a first-type groove, wherein the dielectric layer is distributed on the side wall and the bottom of the first-type groove, and the conductive layer is filled in the first-type groove in which the dielectric layer is distributed; the initial groove-shaped isolation unit closest to the inner side of the edge area in the plurality of groove-shaped isolation units isolates the effective body area from the suspended body area, so that the suspended body area is electrically suspended; and the starting groove type isolation unit is electrically coupled with the gate region of the transistor unit, and the rest groove type isolation units are electrically suspended.

According to some embodiments, the edge structure further comprises: at least one groove type grid bus unit which is electrically connected with the grid region and comprises a bus dielectric layer and a bus conducting layer which are formed in a third type groove, wherein the bus dielectric layer is distributed on the side wall and the bottom of the third type groove, and the bus conducting layer is filled in the third type groove with the bus dielectric layer; the starting groove type isolation unit is electrically coupled with the groove type grid bus unit and is electrically coupled to the grid region through the groove type grid bus unit.

According to some embodiments, the edge structure further comprises: at least one RESURF region located in a portion of the edge region that is further inside than the starting slot type isolation cell; and the RESURF region has an opposite conductivity type from the suspended body region and has a relatively shallower doping depth than the suspended body region.

According to the utility model discloses field effect transistor's edge structure can not only be fine with edge region and effective cell region isolation to the transistor unit in the protection effective cell region does not receive the influence of edge region carrier, has solved the problem that originated cell type isolation unit easily punctures moreover, makes field effect transistor have relatively higher reverse breakdown voltage and better job stabilization nature, and has promoted field effect transistor's life.

Drawings

The following drawings facilitate a better understanding of the following description of various embodiments of the disclosure. The drawings are not drawn to actual features, sizes, and proportions, but rather schematically illustrate the principal features of some embodiments of the disclosure. These drawings and embodiments provide some examples of the disclosure in a non-limiting, non-exhaustive manner. For purposes of clarity, the same or similar elements or structures in different figures are illustrated with the same or similar reference numbers.

Fig. 1 shows a schematic longitudinal cross-section of a trench-gate field effect transistor 10;

FIG. 2 shows a local equipotential line distribution diagram for the field effect transistor 10 of FIG. 1 in the OFF state with a higher drain-source voltage applied;

FIG. 3 shows a schematic longitudinal cross-sectional view of a field effect transistor 20 according to one embodiment of the present disclosure;

FIG. 4 illustrates a partial plan top schematic view corresponding to the field effect transistor 20 shown in FIG. 3, according to one embodiment of the present disclosure;

FIG. 5 shows a schematic longitudinal cross-sectional view of a field effect transistor 30 according to one embodiment of the present disclosure;

fig. 6 shows a schematic longitudinal cross-sectional view of a field effect transistor 40 according to one embodiment of the present disclosure;

FIG. 7 shows a schematic longitudinal cross-sectional view of a field effect transistor 50 according to one embodiment of the present disclosure;

FIG. 8 shows the local equipotential line distribution plot of FIG. 7 with the field effect transistor 50 in the OFF state and a higher drain-to-source voltage applied;

FIG. 9 shows a schematic longitudinal cross-sectional view of a field effect transistor 60 according to one embodiment of the present disclosure;

FIG. 10 is a graph illustrating the local equipotential lines of the field effect transistor 60 of FIG. 9 in the OFF state with a higher drain-source voltage applied;

fig. 11 illustrates a schematic longitudinal cross-sectional view of a field effect transistor 70 based on yet another variant of the embodiment shown in fig. 9.

Detailed Description

Some embodiments of the present disclosure will be described in detail below with reference to the accompanying drawings. It should be understood that the description is illustrative only and is not intended to limit the scope of the present disclosure. Moreover, descriptions of well-known structures and techniques are omitted in the following description so as to not unnecessarily obscure the concepts of the present disclosure.

In the following description, numerous specific details are set forth, such as specific circuit structures, device structures, process steps, and specific parameters of such circuits, devices, and processes in order to provide a thorough understanding of embodiments of the present disclosure. One skilled in the relevant art will recognize that embodiments of the disclosure may be practiced without some of the details, or in combination with other methods, components, materials, and so forth.

In the description and claims of this disclosure, terms such as "left, right, inner, outer, front, rear, upper, lower, top, upper, bottom, lower," and the like are used for descriptive purposes only and not necessarily for describing relative positions of components/structures. Those skilled in the art will understand that such terms are interchangeable under appropriate circumstances such that the embodiments of the disclosure described herein are, for example, capable of operation in other orientations than those illustrated or otherwise described herein. In the context of the present disclosure, when a layer/element is referred to as being "on" another layer/element, it can be directly on the other layer/element or intervening layers/elements may be present. Further, the term "coupled" means directly or indirectly connected in an electrical or non-electrical manner. The use of "a" and "an" is not intended to refer to the singular, but may encompass the plural. "in … …" may encompass "in/on … …". In the present disclosure, if a term such as "one embodiment according to the present disclosure", "in one embodiment" or the like is used, it is not intended to refer to the same embodiment, and it may be possible to refer to the same embodiment. The use of phrases such as "in another embodiment," "in a different embodiment of the present disclosure," "in another embodiment of the present disclosure," and the like, is not intended to imply that the features mentioned are only included in particular embodiments. Those of skill in the art will understand that the particular features, structures or parameters, steps, etc., disclosed in one or more embodiments of the disclosure may be combined in any suitable manner. Unless specifically stated otherwise, "or" may encompass the meaning of "and/or". If embodiments of a "transistor" may comprise a "field effect transistor" or a "bipolar junction transistor," the "gate/gate region," "source/source region," "drain/drain region" may comprise a "base/base region," "emitter/emitter region," "collector/collector region," respectively, or vice versa. It will be understood by those skilled in the art that the foregoing description of various terms provides exemplary usage only and is not intended to limit such terms.

In this specification, the relative concentrations of the doped regions are described by "+" and "-", but this is not intended to limit the concentration range of the doped regions, nor otherwise limit the doped regions. For example, described hereinafter as N⁺Or N^-The doped region(s) can also be referred to as N-type doped region(s), and is described as P⁺Or P-type doped region, also referred to as P-type doped region.

Fig. 3 shows a schematic longitudinal cross-sectional view of a field effect transistor 20 according to one embodiment of the present disclosure. Fig. 4 illustrates a partial plan top schematic view corresponding to the field effect transistor 20 shown in fig. 2, according to one embodiment of the present disclosure. It should be noted that fig. 3 only illustrates a part of the entire wafer of the field effect transistor 20 for convenience of understanding and explanation, and the schematic longitudinal sectional view in fig. 3 may be considered to correspond to the part indicated by the line AA' in fig. 4. A field effect transistor 20 according to an embodiment of the present disclosure is described below with reference to fig. 3 and 4.

According to one embodiment of the present disclosure, field effect transistor 20 is formed on substrate 203. The substrate 203 is of a first conductivity type (e.g., N-type as illustrated in fig. 3) and may include a material having a heavier doping concentration (e.g., N as illustrated in fig. 2)⁺Doped) and a base portion 2031 having a lighter doping concentration (e.g., illustrated as N in fig. 2)^-Doped) epitaxial layer portion 2032. However, the present disclosure is not limited thereto. The substrate 203 may include a semiconductor material such as silicon (Si), a compound semiconductor material such as silicon germanium (SiGe), or another type of substrate such as Silicon On Insulator (SOI).

According to one embodiment of the present disclosure, the substrate 203 may be divided into an effective cell region 21 and an edge region 22, and the edge region 22 is located at the periphery of the effective cell region 21 (see the schematic diagrams of fig. 3 and 4). However, the present disclosure is not limited thereto. It is to be noted here that the division into the effective cell area 21 and the edge area 22 in fig. 3 and 4 is only schematic and does not represent their exact boundaries.

According to one embodiment of the present disclosure, the field effect transistor 20 may include at least one transistor cell 201 (illustrated in fig. 3 as a plurality of MOSFET cells 201) and a plurality of trench isolation cells 202. The use of "a plurality" herein does not denote more than one of the plural number, but may include "a" or "an". Transistor cell 201 is formed in active cell area 21 and may include a drain region (203), a gate region 205, and a source region 206. In the exemplary embodiment shown in fig. 2, the transistor cell 201 is configured as a vertical type transistor cell, and the base portion 2031 of the substrate 203 may be used as the transistor cell 201(e.g., MOSFET cells). Source regions 206 are formed laterally adjacent to gate regions 205 on either side of gate regions 205, are of the first conductivity type, and have a relatively heavy doping concentration (e.g., illustrated as N in fig. 3)⁺Doped).

According to one embodiment of the present disclosure, field effect transistor 20 may further include a body region 204 formed in substrate 203 having a second conductivity type opposite the first conductivity type (e.g., illustrated as P-type in fig. 3). It will be appreciated by those of ordinary skill in the art that body region 204 may be formed by implanting ions of the second conductivity type in substrate 203 (illustrated in fig. 3 as being in epitaxial layer portion 2032 of substrate 203), body region 204 typically having a relatively light doping concentration.

According to the exemplary embodiment shown in fig. 3, a plurality of groove type isolation units 202 are formed in the edge region 22, and are sequentially arranged from the inner side of the edge region 22 to the outer side of the edge region 22. According to the illustration of fig. 3, each trench type isolation unit 202 includes a dielectric layer 2022 and a conductive layer 2023 formed in the first type trench 2021, wherein the dielectric layer 2022 fills the sidewalls and the bottom of the first type trench 2021, and the conductive layer 2023 fills the first type trench 2021 filled with the dielectric layer 2022. The groove-type isolation cells 202 closest to the inner side of the edge region 22 (which may also be regarded as closest to the effective cell region 21) among the plurality of groove-type isolation cells 202 are referred to as "initial groove-type isolation cells" or "first groove-type isolation cells" in the present disclosure, and the remaining groove-type isolation cells 202 are referred to as "second groove-type isolation cells", "third groove-type isolation cells", "fourth groove-type isolation cells", "fifth groove-type isolation cells", and so on, in a direction in which they are arranged in order in the outer direction of the edge region 22 (which may be regarded as a direction from the left side to the right side in fig. 3). Only five groove-type isolation units 202 arranged in sequence are illustrated in the longitudinal cross-sectional view of fig. 3, but the present disclosure is not limited thereto. It will be understood by those skilled in the art that the number of the plurality of trench type isolation units 202 can be any reasonable number. The references to "first", "second", "third", "fourth" and "fifth" are also used only to distinguish each individual trench type isolation element 202 from its far to near outer boundary distance from the edge region 22, and are not intended to indicate the order in which it is formed in the process steps, nor are other limitations.

According to the exemplary embodiment of fig. 3 of the present disclosure, the starting trench isolation unit 202 separates the body region 204 into an active body region 2041 and a floating body region 2042, i.e., isolates the active body region 2041 from the floating body region 2042. Active body region 2041 serves as the body region of transistor cell 201, source region 206 is located in active body region 2041, and active body region 2041 is coupled to the source electrode of field effect transistor 20 along with source region 206. The floating body region 2042 in the edge region 22 is not intentionally coupled to any potential (e.g., the floating body region 2042 is not coupled to the source, gate, and drain electrodes of the fet 20), i.e., has a floating potential and is in an electrically floating state.

According to an embodiment of the present disclosure, as illustrated in fig. 3, each of the plurality of groove-type isolation cells 202 extends longitudinally from the upper surface S1 of the substrate 203 into the epitaxial layer 2032 through the suspension region 2042, dividing the suspension region 2042 into a plurality of suspension regions electrically isolated from each other, i.e., the groove-type isolation cells 202 have a longitudinal depth greater than that of the suspension region 2042 (D1 > D2). The longitudinal direction may be considered to be a direction perpendicular to the upper surface S1 of the substrate 203. Thus, when the field effect transistor is turned off and the drain and the source are subjected to voltage, the plurality of groove type isolation units 202 can play a good role in preventing carriers from being injected into the effective region 21 from the edge region 22, so that the transistor unit 201 is protected from being damaged, a path from the drain region 203 to the source region 206 can be effectively prevented, and the reverse breakdown voltage of the field effect transistor 20 is improved.

According to an embodiment of the present disclosure, the aforementioned initial trench type isolation unit 202 of the plurality of trench type isolation units 202 is electrically coupled to the gate region 205 of the transistor unit 201, and the remaining trench type isolation units 202 are not intentionally coupled to any potential, i.e., are in an electrically floating state. It should be understood by those skilled in the art that the electrical coupling of the start trench type isolation unit 202 and the gate region 205 can be achieved in various ways and in various structures, and it is not meant that the start trench type isolation unit 202 and the gate region 205 have direct contact/connection, but can be indirectly electrically coupled through an intermediate connection structure. For example, in one embodiment, the gate region 205 and the starting trench type isolation unit 202 are both coupled to the gate electrode of the field effect transistor 20, and thus are electrically coupled to each other through the gate electrode (e.g., the gate electrode 207 illustrated in fig. 3 and 4). When the field effect transistor 20 in fig. 3 is in an off state (usually, the gate region 205 is coupled to the ground potential) and a higher drain-source voltage is applied between the drain region 203 and the source region 206, since the starting trench type isolation unit 202 is coupled to the gate region 205 (ground potential), the electric field intensity in the vicinity of the sidewall of the starting trench type isolation unit 202 is greatly reduced, so that the voltage to be borne by the dielectric layer on the left sidewall of the starting trench type isolation unit 202 is effectively reduced, and the starting trench type isolation unit 202 is not easily broken down. Therefore, the field effect transistor 20 has a high reverse breakdown voltage, and the voltage resistance and the safety and stability of operation are improved.

According to an embodiment of the present disclosure, as illustrated in fig. 3, the gate region 205 may be a trench gate region, and may include forming a gate dielectric layer 2052 and a gate conductive layer 2053 in the second type trench 2051, where the gate dielectric layer 2052 covers the sidewalls and the bottom of the second type trench 2051, and separates the gate conductive layer 2053 from the substrate 203 and the body region 204 (the active body region 2041). The second type trench 2051 is filled with a gate conductive layer 2053, which has a gate dielectric layer 2052. In the example of fig. 2 of the present disclosure, trench gate regions 205 extend longitudinally from the upper surface S1 of substrate 203 through active body regions 2041 into epitaxial layer 2032. Fig. 3 is a schematic longitudinal cross-sectional view illustrating a plurality of trench gate regions 205 substantially electrically coupled to each other, and fig. 3 illustrates such electrical coupling relationship by connecting dashed lines, as can be better understood with reference to the plan top view of fig. 4. Fig. 4 schematically illustrates one form of interconnection between the trench-type gate regions 205 of a plurality of transistor cells 201 in the form of a closed square grid. Embodiments of the present disclosure are not limited thereto. In other embodiments, the trench-type gate regions 205 of the plurality of transistor cells 201 may have other interconnections therebetween, such as a stripe shape.

According to an embodiment of the present disclosure, the field effect transistor 20 may further include a gate metal 207 coupled to the gate region 205 and a source metal 208 coupled to the source region 206 as a gate electrode and a source electrode of the field effect transistor 20, respectively. In the embodiment illustrated in fig. 3 and 4, the source metal 208 is located above the active cell area 21 of the substrate 203, and the gate metal 207 is located above the edge area 22 of the substrate 203. There is an isolation gap between the source metal 208 and the gate metal 207 (see the schematic top plan view of fig. 4). In one embodiment, the starting trench isolation cell 202 is coupled to the gate metal 207 and thus electrically coupled to the gate region 205.

According to one embodiment of the present disclosure, the gate region 205 of the transistor cell 201 may be coupled with the gate metal 207 through a trench-type gate bus cell 209. Referring to the illustrations of fig. 3 and 4, the field effect transistor 20 may further include at least one trench gate bus unit 209 (only one of which is illustrated in the cross-sectional view of fig. 3, although the present disclosure is not limited thereto) formed in the edge region 22. The trench gate bus unit 209, similar to the trench gate 205, may include a bus dielectric layer 2092 and a bus conductive layer 2093 formed in the third type trench 2091, the bus dielectric layer 2092 lining the sidewalls and bottom of the third type trench 2091 to isolate the bus conductive layer 2093 from the substrate 203 and the body region 204. Bus conductive layer 2093 fills the third type of trench 2091 with bus dielectric layer 2092. The trench gate bus elements 209 and the trench gate regions 205 are interconnected in the substrate 203, and this electrical connection is illustrated in fig. 3 by the interconnecting dashed lines. The trench-gate bus cell 209 typically has a relatively wider lateral width (W3 > W2) than the trench-gate region 205 to facilitate contact with the gate metal 207 through an interlayer via (e.g., via 2111 illustrated in fig. 3). The lateral width can be considered to be the width in the direction parallel to the AA' section line in fig. 3.

According to an embodiment of the present disclosure, the starting trench type isolation cell 202 of the plurality of trench type isolation cells 202 also has a relatively wider lateral width (W1 > W2) than the trench type gate region 205 to easily contact the gate metal 207 through an interlayer via (e.g., via 2112 illustrated in fig. 3). The remaining trench type isolation cells 202 may have substantially the same lateral width as the trench type gate regions 205 (W4 ≈ W2), which may be considered the same within the allowable range of process tolerance, although the present disclosure is not limited thereto. In different embodiments, the remaining trench isolation cells 202 may also have different lateral widths than the trench gate 205, and each of the remaining trench isolation cells 202 may also have different lateral widths. For example, in one embodiment, the lateral widths of the remaining trench type isolation cells 202 may increase in a direction toward the outside of the edge region 22.

In one embodiment, the conductive layer 2023, the bus conductive layer 2093 and the gate conductive layer 2053 may be made of the same material, such as doped polysilicon, or different materials, and may be made of other conductive materials. The materials of the dielectric layer 2022, the bus dielectric layer 2092 and the gate dielectric layer 2052 may be the same, for example, silicon oxide, or may be different, and may be other dielectric materials. It will be understood by those skilled in the art that the representation of the gate structure in fig. 3 for the gate region 205 and the gate bus unit 209 is schematic, and the corresponding relationship between the cross section and the plane of fig. 3 and 4 is also schematic, and is not intended to limit the present invention precisely and specifically. In fact, the structure and arrangement of the gate region 205 and the trench-type gate bus unit 209 and the interconnection relationship therebetween are not limited to those shown in fig. 3 and described above based on fig. 3.

According to an exemplary embodiment of the present disclosure, still referring to fig. 3, the field effect transistor 20 may further include an interlayer dielectric layer (ILD)210 between the metal layers (e.g., the source metal 208 and the gate metal 207) and the substrate 203 for preventing a short between the source metal 208 and the gate region 205 and a short between the gate metal 207 and the source region 206. According to an embodiment of the present disclosure, the gate metal 207 may be coupled to the gate bus unit 209 through a first via 2111 formed in the interlayer dielectric layer 210, for example, the gate metal 207 is electrically connected to the bus conductive layer 2093 through the first via 2111, thereby electrically coupling the gate region 205 of the transistor cell 201 through the gate bus unit. The gate metal 207 may also be coupled to the start trench type isolation unit 202 through a second via 2112 formed in the interlayer dielectric layer 210, for example, the gate metal 207 is electrically connected to the conductive layer 2023 of the start trench type isolation unit 202 through the second via 2112, thereby electrically coupling the gate region 205 of the transistor unit 201. Similarly, source metal 208 may be coupled to source region 206 through a third via 2113 formed in interlayer dielectric layer 210. It will be understood by those of ordinary skill in the art that references herein to first through-hole 2111, second through-hole 2112, and third through-hole 2113 are not intended to imply "one" but may encompass "a plurality". The references to "first", "second" and "third" herein also merely indicate the distinction between different through holes, and are not intended to indicate the order of precedence nor other limitations. It will be appreciated by those skilled in the art that the field effect transistor 20 may further include a drain metal (not shown in fig. 3) serving as a drain electrode coupled to the drain region of the transistor cell 201, which in the example of fig. 3 may be formed directly on the lower surface of the substrate 203.

Fig. 5 shows a schematic longitudinal cross-sectional view of a field effect transistor 30 according to one embodiment of the present disclosure. For the sake of simplicity and ease of understanding, those components or structures in the embodiment illustrated in fig. 5 that are functionally the same or similar to those in the embodiments illustrated in fig. 3 and 4 have been given the same reference numerals. Unless otherwise specified, the mutual positions and/or connection relationships of these same or similar components or structures will not be described in detail. Referring to fig. 5, in the field effect transistor 30, a second trench type isolation cell 202 of the plurality of trench type isolation cells 202 adjacent to the starting trench type isolation cell 202 may also be electrically coupled to the gate region 205 of the transistor cell 201. In one embodiment, referring to fig. 5, the second trench type isolation unit 202, similar to the starting trench type isolation unit, can be coupled to the gate metal 207 through a second via 2112 in the interlayer dielectric layer 210. The second groove type isolation unit 202 is illustrated in fig. 5 as having the same lateral width W1 as the starting groove type isolation unit 202 to facilitate the formation of the second through hole 2112. However, the second trench type isolation unit 202 may have a different lateral width from the initial trench type isolation unit 202. In fig. 5, when the field effect transistor 30 is in an off state (usually, the gate region 205 is coupled to the ground potential) and a higher drain-source voltage is applied between the drain region 203 and the source region 206, since the starting trench-type isolation unit 202 and the second trench-type isolation unit 202 are both coupled to the gate region 205 (ground potential), the starting trench-type isolation unit 202 and the second trench-type isolation unit 202 can share the voltage applied to the sidewall and the bottom thereof together, so as to further reduce the electric field intensity in the region near the sidewall of the starting trench-type isolation unit 202, thereby effectively reducing the voltage to which the sidewall and the bottom dielectric layer of the starting trench-type isolation unit 202 need to bear, and making it not be easily broken down. Therefore, the reverse breakdown voltage of the field effect transistor 20 is further increased, and the voltage resistance and the safety and stability of operation are both improved.

Fig. 6 shows a schematic longitudinal cross-sectional view of a field effect transistor 40 according to one embodiment of the present disclosure. For the sake of simplicity and ease of understanding, those components or structures in the embodiment illustrated in fig. 6 that are functionally the same or similar to those in the embodiments illustrated in fig. 3, 4 and 5 have been given the same reference numerals. Unless otherwise specified, the mutual positions and/or connection relationships of these same or similar components or structures will not be described in detail. Referring to fig. 6, in the plurality of trench isolation units 202, except for the initial trench isolation unit, the remaining trench isolation units 202 may be electrically coupled to each other in pairs, thereby forming a plurality of pairs of trench isolation unit groups, which are not intentionally coupled to any potential, i.e., are in an electrically floating state. For example, it is illustrated in fig. 5 that the second trench type isolation cell 202 and the third trench type isolation cell 202 are electrically coupled to each other and constitute a first group of electrically floating isolation cell groups, and the fourth trench type isolation cell 202 and the fifth trench type isolation cell 202 are electrically coupled to each other and constitute a second group of electrically floating isolation cell groups. According to an embodiment of the present disclosure, the trench isolation cells 202 in each set of electrically floating isolation cell groups may be electrically coupled to each other by coupling to a metal layer, for example, fig. 5 illustrates that the second trench isolation cell 202 and the third trench isolation cell 202 are coupled to each other by a metal 41, and the fourth trench isolation cell 202 and the fifth trench isolation cell 202 are coupled to each other by a metal 42. In fig. 6, when the field effect transistor 40 is in an off state (usually, the gate region 205 is coupled to the ground potential) and a higher drain-source voltage is applied between the drain region 203 and the source region 206, the first set of electrically floating isolation unit groups (the second trench-type isolation unit 202 and the third trench-type isolation unit 202) form an electrically coupled whole to make the electric field intensity distribution in the areas near the second trench-type isolation unit 202 and the third trench-type isolation unit 202 relatively uniform, and the second set of electrically floating isolation unit groups (the fourth trench-type isolation unit 202 and the fifth trench-type isolation unit 202) also form an electrically coupled whole to make the electric field intensity distribution in the areas near the fourth trench-type isolation unit 202 and the fifth trench-type isolation unit 202 relatively uniform. Therefore, it can be considered that the electric field intensity in the surrounding area of the plurality of groove-shaped isolation units 202 changes in a step manner in the area determined by the electrically suspended isolation unit group, so that the gradient of the change of the electric field intensity is effectively reduced, the plurality of groove-shaped isolation units 202 are less prone to damage, the reverse breakdown voltage of the field effect transistor 40 is further improved, and the voltage resistance and the safety and stability of the operation are further improved. However, the disclosure is not limited thereto, and those skilled in the art should understand that the coupling manner between the remaining trench isolation units 202 may be changed according to the actual application requirement, for example, a grouping manner combining a triplet of electrical coupling and electrical floating, a doublet of electrical coupling and electrical floating, and a single set of electrical floating may also be selected.

To further improve the performance of the field effect transistor, a flexible transformation can be made to achieve other variant implementations based on the embodiments illustrated in fig. 5 and 6. For example, in one embodiment, the initial trench isolation cells and the second trench isolation cells of the plurality of trench isolation cells 202 are coupled to the gate metal 208 to couple the gate regions 205 of the transistor cells 201, and the remaining trench isolation cells 202 may be coupled to each other in a group to form a plurality of electrically floating trench isolation cell groups.

Fig. 7 shows a schematic longitudinal cross-sectional view of a field effect transistor 50 according to one embodiment of the present disclosure. For the sake of simplicity and ease of understanding, those components or structures in the embodiment illustrated in fig. 7 that are functionally the same or similar to those in the embodiment illustrated in fig. 3-6 have been given the same reference numerals. Unless otherwise specified, the mutual positions and/or connection relationships of these same or similar components or structures will not be described in detail. Referring to fig. 7, the field effect transistor 50 may further include at least one RESURF region (RESURF region) 51 formed in a portion of the edge region 22 more inside than the starting trench type isolation cell 202, i.e., the at least one RESURF region 51 is located in a portion of the edge region 22 closer to the active region 21 than the starting trench type isolation cell 202. For example, fig. 7 illustrates the at least one RESURF region 51 on the left side of the starting trench isolation cell 202 and on the right side of the trench gate bus cell 209. According to an embodiment of the present disclosure, the at least one RESURF region 51 has an opposite conductivity type (illustrated as N-doped in fig. 5) to the suspended body region 2042, i.e., the first conductivity type, and has a relatively shallow longitudinal doping depth (D2 > D3) than the suspended body region 2042.

In the exemplary embodiment illustrated in fig. 7, the at least one RESURF region 51 is illustratively one RESURF region 51, which is in contact with the sidewall of the starting trench type isolation cell 202. Fig. 8 illustrates a local equipotential line distribution diagram for the case in fig. 7 where field effect transistor 50 is in an off state and a higher drain-source voltage is applied between drain region 203 and source region 206 (e.g., corresponding to the local region indicated by BB' in fig. 7). As can be seen from fig. 8, when the field effect transistor 50 is in the off state and a drain-source voltage is applied between the drain region 203 and the source region 206, the RESURF region 51 not only moves a region with a relatively large field strength (i.e., a portion framed by a dashed line in fig. 8, where the equipotential lines are relatively densely distributed) away from the left sidewall of the starting trench type isolation cell 202, but also the RESURF region 51 can deplete the body region 204 around it, further reducing the field strength of the RESURF region 51 and the region near the starting trench type isolation cell 202. Therefore, the edge region structure of the field effect transistor 50 has a good voltage withstanding performance, the plurality of trench isolation units 202 can not only serve to better isolate the edge region 22 from the effective unit region 21, but also the RESURF region 51 reduces the risk of breakdown of the initial trench isolation unit 202, so that the field effect transistor 50 has a high reverse breakdown voltage and a strong operation stability.

In addition, in the exemplary embodiment of fig. 7, the starting trench type isolation unit 202 is no longer coupled to the gate region 205 of the transistor unit 201, for example, is no longer coupled to the gate metal 208 and the gate bus unit 209, i.e., the electrical coupling between the starting trench type isolation unit 202 and the gate region 205/gate electrode 208 is disconnected, and thus is in an electrical floating state. The size of the starting slot type isolation unit 202 in the exemplary map 7 may be substantially the same as the remaining slot type isolation units 202, but may be different. In another embodiment, the starting trench type isolation unit 202 may still be coupled to the gate region 205 in the manner as in the embodiments illustrated in fig. 3 to 6.

In one embodiment, still referring to the schematic diagram of fig. 7, the plurality of trench isolation cells 202 may also be coupled to each other in a grouped manner to form a plurality of electrically floating trench isolation cell groups, so as to slow down the gradient of the electric field strength variation in the area near the plurality of trench isolation cells 202 when the field effect transistor 50 is in the off state and a higher drain-source voltage is applied between the drain region 203 and the source region 206, and effectively prevent the breakdown caused by the abrupt field strength change. For example, fig. 7 illustrates that the starting cell type isolation cell 202 and the second cell type isolation cell 202 are electrically coupled to each other to form a first set of electrically floating isolation cell groups, the third cell type isolation cell 202 and the fourth cell type isolation cell 202 are electrically coupled to each other to form a second set of electrically floating isolation cell groups, and the fifth cell type isolation cell 202 independently forms a third set of electrically floating isolation cell groups. It should be understood by those of ordinary skill in the art that the embodiment of fig. 7 is merely exemplary and is not intended to limit the present disclosure. As previously described, the plurality of trench isolation cells 202 may be grouped in any other grouping to form a plurality of electrically floating sets of trench isolation cells.

Fig. 9 shows a schematic longitudinal cross-sectional view of a field effect transistor 60 according to one embodiment of the present disclosure. For the sake of simplicity and ease of understanding, those components or structures in the embodiment illustrated in fig. 9 that are functionally the same or similar to those in the embodiment illustrated in fig. 3-7 have been given the same reference numerals. Unless otherwise specified, the mutual positions and/or connection relationships of these same or similar components or structures will not be described in detail. Referring to fig. 9, unlike fig. 7, the at least one RESURF region 51 is illustratively a plurality of RESURF regions 51, and the plurality of RESURF regions 51 are arranged apart from each other. For example, fig. 9 is illustrated as including two such RESURF regions 51, although the disclosure is not so limited. It should be understood by those skilled in the art that the number of the plurality of RESURF regions 51 may be selected as other reasonable numbers according to the actual application requirements. Fig. 10 illustrates a local equipotential line distribution diagram for the case in fig. 9 where the field effect transistor 60 is in the off state and a higher drain-source voltage is applied between the drain region 203 and the source region 206 (e.g., corresponding to the local region indicated by BB' in fig. 9). As can be seen from fig. 10, when the field effect transistor 60 is in the off state and a drain-source voltage is applied between the drain region 203 and the source region 206, the plurality of RESURF regions 51 not only move a region with a relatively large field strength (as indicated by the dashed-line frame in fig. 10, where the equipotential lines are relatively densely distributed) away from the left sidewall of the starting trench isolation cell 202, but also the plurality of RESURF regions 51 can substantially share the electric field strength on average, thereby reducing the electric field strength required to be borne by the PN junction between each RESURF region 51 and the body region 204, and further reducing the possibility of breakdown thereof. In addition, the plurality of RESURF regions 51 deplete the body region 204 around the RESURF regions at the same time, which is advantageous for further reducing the electric field intensity in the regions near the RESURF regions 51 and the starting trench isolation cells 202. Therefore, the edge region structure of the field effect transistor 60 has a further improved voltage endurance, the trench isolation units 202 can not only better isolate the edge region 22 from the effective cell region 21, but also the RESURF regions 51 further reduce the risk of breakdown of the initial trench isolation unit 202, so that the field effect transistor 60 has a higher reverse breakdown voltage and a stronger operation stability.

It should be understood by those of ordinary skill in the art that the embodiment of fig. 9 is merely exemplary and is not intended to limit the present disclosure. Similar to the various modified embodiments disclosed according to fig. 7, the embodiment illustrated in fig. 9 may also have various modified embodiments, such as that the electrical coupling between the start trench type isolation unit 202 and the gate region 205/gate electrode 208 is disconnected, so as to be in an electrically floating state (as shown in fig. 9). In another embodiment, the starting trench type isolation unit 202 may still be coupled to the gate region 205 in the manner as in the embodiments illustrated in fig. 3 to 6. In one embodiment, the plurality of slot-type isolation units 202 can also be coupled to each other in a group form to form a plurality of electrically floating slot-type isolation unit groups, which can be referred to the schematic diagram of fig. 7, which is not shown in fig. 9.

Fig. 11 illustrates a schematic longitudinal cross-sectional view of a field effect transistor 70 based on yet another variant of the embodiment shown in fig. 9. In the field effect transistor 70, the RESURF regions 51 adjacent to the starting trench type isolation cells 202 among the plurality of separately arranged RESURF regions 51 are separated from the sidewalls of the starting trench type isolation cells 202. The plurality of RESURF regions 51 function substantially the same as in the embodiment of fig. 9. In addition, since the RESURF region 51 adjacent to the starting trench type isolation unit 202 is separated from the sidewall of the starting trench type isolation unit 202, the possibility of forming a conductive channel near the sidewall of the starting trench type isolation unit 202 (for example, along the left sidewall of the starting trench type isolation unit 202 in fig. 11) due to capacitive charge coupling is also reduced, thereby further improving the voltage resistance, isolation and stability of the edge structure in the edge region 22. This edge structure in the fet 70 is particularly important in certain application design requirements, for example, when the turn-on threshold of the fet 70 is relatively low and a high reverse breakdown voltage is to be endured, the edge structure can be used to better ensure that the fet 70 is not damaged.

A field effect transistor (e.g., 20, 30, 40, 50, 60, 70) according to various embodiments of the present disclosure is described above based on fig. 3 to 11, although in the above description, the field effect transistor illustratively includes a vertical trench gate MOSFET transistor cell 201, formed in a substrate 203 together with an edge structure in an edge region 22. However, the above-mentioned exemplary illustrations of the embodiments of the present disclosure are not intended to limit the present disclosure, and the field effect transistor according to the modified embodiments and implementations of the present disclosure may further include other types of transistor cells 201, such as double-diffused metal oxide semiconductor field effect transistor (DMOS) cells, Junction Field Effect Transistor (JFET) cells, etc., instead of the MOSFET transistor cells 201 in the foregoing embodiments, formed in the substrate 203 together with the edge structure. Further, the transistor cell 201 is not limited to the vertical trench gate transistor cell described above, and may be a lateral transistor cell or a planar gate transistor cell.

The advantageous effects of the field effect transistor according to the embodiments of the present disclosure and the modified embodiments thereof should not be considered to be limited to only those mentioned in the above description of the embodiments. The advantages mentioned and other advantages not mentioned according to the embodiments of the present disclosure may be better understood by reading the detailed description of the present disclosure and studying the drawings of the embodiments.

Although the field effect transistor, the edge structure for the field effect transistor and the manufacturing method thereof according to the embodiments of the present disclosure are illustrated and described in the present specification by taking the field effect transistor configured with the N-channel vertical trench gate MOSFET cell and the edge structure as an example, this is not meant to limit the present disclosure, and it should be understood by those skilled in the art that the structures and principles presented herein are equally applicable to the case where the field effect transistor is configured with the P-channel MOSFET cell, the N-channel/P-channel DMOS, the JFET cell, and the like.

Therefore, the above description and embodiments of the present disclosure have been made only by way of example for the field effect transistor, the edge structure for the field effect transistor, and the method of manufacturing the same of the embodiments of the present disclosure, and are not intended to limit the scope of the present disclosure. Any combination of different structural elements and technical features in the embodiments described in the present disclosure may constitute different modified embodiments. Variations and modifications to the disclosed embodiment may also be possible, and other alternative embodiments and equivalent variations of the elements of the embodiments may be apparent to those skilled in the art. Other variations and modifications of the disclosed embodiments of the disclosure may be made without departing from the spirit and scope of the disclosure.

Claims

1. A field effect transistor, comprising:

a substrate including an active cell area and an edge area, the edge area being located at a periphery of the active cell area;

a plurality of transistor cells formed in the active cell region, wherein each transistor cell includes a drain region, a gate region, an active body region, and a source region, the source region being located in the active body region and formed laterally adjacent to the gate region on both sides of the gate region;

a suspended body region located in the edge region; and

the groove-shaped isolation units are formed in the edge area and are sequentially arranged from the inner side of the edge area to the outer side of the edge area; wherein:

each groove-shaped isolation unit comprises a dielectric layer and a conductive layer which are formed in a first-type groove, wherein the dielectric layer is distributed on the side wall and the bottom of the first-type groove, and the conductive layer is filled in the first-type groove distributed with the dielectric layer;

the initial groove-shaped isolation unit closest to the inner side of the edge area in the plurality of groove-shaped isolation units isolates the effective body area from the suspended body area, so that the suspended body area is electrically suspended; and is

The starting groove type isolation unit is electrically coupled with the grid region of the transistor unit, and the rest groove type isolation units are electrically suspended.

2. The field effect transistor of claim 1, wherein:

the substrate has a first conductivity type;

the active body region and the suspension region have a second conductivity type opposite the first conductivity type;

the source region having the first conductivity type;

the drain region is located in the substrate and has the first conductivity type.

3. The FET of claim 1, wherein the gate region is configured as a trench gate region comprising a gate dielectric layer and a gate conductive layer formed in the second type trench, the gate dielectric layer disposed on the sidewalls and bottom of the second type trench, the gate conductive layer filling the second type trench with the gate dielectric layer.

4. The field effect transistor of claim 3, further comprising:

at least one groove type grid bus unit which is electrically connected with the groove type grid region and comprises a bus dielectric layer and a bus conducting layer which are formed in a third type groove, wherein the bus dielectric layer is distributed on the side wall and the bottom of the third type groove, and the bus conducting layer is filled in the third type groove distributed with the bus dielectric layer; wherein the third-type trenches have a relatively wider lateral width than the second-type trenches.

5. The field effect transistor of claim 4, wherein:

the first-type trench of the starting trench type isolation unit has a relatively wider lateral width than the second-type trench; and is

The starting groove type isolation unit is electrically coupled with the groove type grid bus unit and is electrically coupled to the groove type grid region through the groove type grid bus unit.

6. The field effect transistor of claim 4, further comprising:

the interlayer dielectric layer is positioned on the upper surface of the substrate; and

and a gate metal layer on the upper surface of the interlayer dielectric layer, electrically connected to the bus conductive layer through a first via hole formed in the interlayer dielectric layer, and electrically connected to the conductive layer of the initial trench type isolation unit through a second via hole formed in the interlayer dielectric layer.

7. The fet of claim 1 wherein said substrate comprises a base layer and an epitaxial layer on said base layer, said epitaxial layer having a relatively lower doping concentration than said base layer, said base layer being configured as said drain region.

8. The field effect transistor of claim 1, wherein a second trench type isolation cell of said plurality of trench type isolation cells adjacent to said starting trench type isolation cell is also electrically coupled to said gate region, and the remaining trench type isolation cells are electrically floating.

9. The field effect transistor of claim 1 or 8, wherein said remaining trench isolation cells are coupled to each other in groups to form a plurality of electrically floating sets of trench isolation cells.

10. The field effect transistor of claim 1, further comprising:

at least one RESURF region located in a portion of the edge region that is further inside than the starting slot type isolation cell; and is

The RESURF region has an opposite conductivity type from the suspended body region and has a relatively shallower doping depth than the suspended body region.

11. The fet of claim 10, wherein the starting trench isolation cell is electrically disconnected from the gate region.

12. The field effect transistor of claim 10 wherein said at least one RESURF region is one RESURF region, said one RESURF region contacting a sidewall of said starting trench type isolation cell.

13. The field effect transistor of claim 10 wherein said at least one RESURF region is a plurality of RESURF regions spaced apart from each other and the RESURF region adjacent to said starting trench type isolation cell is spaced apart from the sidewalls of said starting trench type isolation cell.

14. An edge structure for a field effect transistor formed in an edge region of the field effect transistor, the field effect transistor further comprising a transistor cell formed in an active cell region, the transistor cell having a drain region, a gate region, an active body region, and a source region, the edge structure comprising:

a suspended body region; and

the groove-shaped isolation units are sequentially arranged from the inner side of the edge area to the outer side of the edge area; wherein,

15. The edge structure of claim 14, further comprising:

at least one groove type grid bus unit which is electrically connected with the grid region and comprises a bus dielectric layer and a bus conducting layer which are formed in a third type groove, wherein the bus dielectric layer is distributed on the side wall and the bottom of the third type groove, and the bus conducting layer is filled in the third type groove with the bus dielectric layer; wherein,

the starting groove type isolation unit is electrically coupled with the groove type grid bus unit and is electrically coupled to the grid region through the groove type grid bus unit.

16. The edge structure of claim 14 wherein a second one of said plurality of trench type isolation cells adjacent to said starting trench type isolation cell is also electrically coupled to said gate region, the remaining trench type isolation cells being electrically floating.

17. The edge structure of claim 14 or 16 wherein said remaining slot-type isolation cells are coupled to each other in groups to form groups of electrically floating slot-type isolation cells.

18. The edge structure of claim 14, further comprising:

19. The edge structure of claim 18 wherein said starting trench type isolation cell is electrically disconnected from said gate region.

20. The edge structure of claim 18 wherein said at least one RESURF region is one RESURF region, said one RESURF region contacting a sidewall of said starting trench type isolation cell.

21. The edge structure of claim 18 wherein said at least one RESURF region is a plurality of RESURF regions, said plurality of RESURF regions being spaced apart from each other and the RESURF region adjacent to said starting trench type isolation cell being spaced apart from the sidewall of said starting trench type isolation cell.