CN203054411U - Array substrate and display device - Google Patents
Array substrate and display device Download PDFInfo
- Publication number
- CN203054411U CN203054411U CN 201320050052 CN201320050052U CN203054411U CN 203054411 U CN203054411 U CN 203054411U CN 201320050052 CN201320050052 CN 201320050052 CN 201320050052 U CN201320050052 U CN 201320050052U CN 203054411 U CN203054411 U CN 203054411U
- Authority
- CN
- China
- Prior art keywords
- array substrate
- conductive pattern
- common electrode
- pattern
- insulating layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Landscapes
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
Description
技术领域technical field
本实用新型涉及显示技术领域,特别是指一种阵列基板及显示装置。The utility model relates to the field of display technology, in particular to an array substrate and a display device.
背景技术Background technique
随着平板显示技术的不断进步,液晶显示器已经广泛应用于笔记本、检测仪、TV等显示设备中。With the continuous advancement of flat panel display technology, liquid crystal displays have been widely used in display devices such as notebooks, detectors, and TVs.
对于大尺寸全高清ADS(Advanced Super Dimension Switch,高级超维场转换技术)面板来说,由于高分辨率和ADS像素的大Cst(像素电极和公共电极之间的存储电容),使得显示面板的负载比较大,数据信号和公共电极信号的耦合也随之增加,导致公共电极信号被数据信号拉升,出现如图1所示的Vcom Level Shift现象,Vcom信号失真会影响像素的正常充放电,从而最终造成画面泛绿(Greenish)现象,显示面板左下角的画面泛绿现象尤为严重。For large-size full HD ADS (Advanced Super Dimension Switch, advanced ultra-dimensional field switching technology) panels, due to the high resolution and the large C st of ADS pixels (storage capacitance between the pixel electrode and the common electrode), the display panel The load is relatively large, and the coupling between the data signal and the common electrode signal also increases, causing the common electrode signal to be pulled up by the data signal, and the phenomenon of V com Level Shift as shown in Figure 1 appears. The distortion of the V com signal will affect the normal operation of the pixel. Charge and discharge, which will eventually cause the phenomenon of greenish on the screen, especially the greenish phenomenon in the lower left corner of the display panel.
实用新型内容Utility model content
本实用新型要解决的技术问题是提供一种阵列基板及显示装置,能够有效改善显示面板画面泛绿的现象,提高画面品质。The technical problem to be solved by the utility model is to provide an array substrate and a display device, which can effectively improve the phenomenon of greening of the screen of the display panel and improve the quality of the screen.
为解决上述技术问题,本实用新型的实施例提供技术方案如下:In order to solve the problems of the technologies described above, the embodiments of the utility model provide technical solutions as follows:
一方面,提供一种阵列基板,包括基板以及基板上的公共电极的图形和绝缘层,其中,所述基板上形成有连接低电平电位的导电图形,所述导电图形、绝缘层与公共电极的图形存在有交叠区域以形成滤波电容。In one aspect, an array substrate is provided, including a substrate and a pattern of a common electrode on the substrate and an insulating layer, wherein a conductive pattern connected to a low-level potential is formed on the substrate, and the conductive pattern, the insulating layer and the common electrode There are overlapping regions of the pattern to form filter capacitors.
进一步地,上述方案中,所述阵列基板的栅绝缘层上形成有接地的导电图形,所述导电图形与公共电极的图形存在有交叠区域。Further, in the above solution, a grounded conductive pattern is formed on the gate insulating layer of the array substrate, and there is an overlapping area between the conductive pattern and the pattern of the common electrode.
进一步地,上述方案中,所述导电图形与栅极驱动电路的接地点连接。Further, in the above solution, the conductive pattern is connected to the ground point of the gate drive circuit.
进一步地,上述方案中,所述导电图形为采用源漏金属层形成。Further, in the above solution, the conductive pattern is formed by using a source-drain metal layer.
进一步地,上述方案中,所述导电图形和阵列基板的源电极、漏电极为通过一次构图工艺同时形成。Further, in the above solution, the conductive pattern and the source electrode and the drain electrode of the array substrate are formed simultaneously through one patterning process.
本实用新型实施例还提供了一种显示装置,包括如上所述的阵列基板。The embodiment of the present invention also provides a display device, including the above-mentioned array substrate.
本实用新型的实施例具有以下有益效果:Embodiments of the utility model have the following beneficial effects:
上述方案中,在阵列基板上形成有接地的导电图形,该导电图形、绝缘层与公共电极的图形存在交叠区域,这样可以在导电图形和公共电极之间形成电容,对公共电极信号进行滤波,从而减小数据信号和公共电极信号耦合引起的Vcom Level Shift,使公共电极信号趋于稳定,最终达到减小画面泛绿现象的目的,改善显示面板的画面品质。In the above solution, a grounded conductive pattern is formed on the array substrate, and the conductive pattern, the insulating layer and the pattern of the common electrode have overlapping areas, so that capacitance can be formed between the conductive pattern and the common electrode, and the signal of the common electrode can be filtered , thereby reducing the V com Level Shift caused by the coupling of the data signal and the common electrode signal, making the common electrode signal tend to be stable, and finally achieving the purpose of reducing the greenish phenomenon of the picture and improving the picture quality of the display panel.
附图说明Description of drawings
图1为公共电极信号被数据信号拉升,出现VcomLevel Shift现象的示意图;Figure 1 is a schematic diagram of the V com Level Shift phenomenon when the common electrode signal is pulled up by the data signal;
图2为本实用新型实施例液晶显示装置的结构示意图;FIG. 2 is a schematic structural view of a liquid crystal display device according to an embodiment of the present invention;
图3为本实用新型实施例导电图形与公共电极交叠的平面示意图;Fig. 3 is a schematic plan view of the overlapping of the conductive pattern and the common electrode in the embodiment of the utility model;
图4为本实用新型实施例导电图形与公共电极交叠的截面示意图;Fig. 4 is a schematic cross-sectional view of the overlapping of the conductive pattern and the common electrode in the embodiment of the utility model;
图5为本实用新型实施例滤波电容的等效电路图;Fig. 5 is the equivalent circuit diagram of the filter capacitance of the utility model embodiment;
图6为本实用新型实施例滤波前后公共电极信号的示意图。FIG. 6 is a schematic diagram of common electrode signals before and after filtering according to an embodiment of the present invention.
具体实施方式Detailed ways
为使本实用新型的实施例要解决的技术问题、技术方案和优点更加清楚,下面将结合附图及具体实施例进行详细描述。In order to make the technical problems, technical solutions and advantages to be solved by the embodiments of the present invention clearer, the following will describe in detail with reference to the drawings and specific embodiments.
本实用新型的实施例针对现有技术中公共电极信号被数据信号拉升,出现Vcom Level Shift现象,Vcom信号失真影响像素的正常充放电,从而最终造成画面泛绿现象的问题,提供一种阵列基板及其制造方法、显示装置,能够有效改善显示面板画面泛绿的现象,提高画面品质。The embodiment of the utility model aims at the problem that the common electrode signal is pulled up by the data signal in the prior art, and the phenomenon of V com Level Shift occurs, and the distortion of the V com signal affects the normal charging and discharging of the pixels, thereby finally causing the phenomenon of greening of the screen, and provides a solution. An array substrate, a manufacturing method thereof, and a display device can effectively improve the phenomenon of greening of a display panel image and improve the image quality.
本实用新型的阵列基板,包括基板以及基板上的公共电极的图形和绝缘层,其中,基板上形成有连接低电平电位的导电图形,所述导电图形、绝缘层与公共电极的图形存在有交叠区域以形成滤波电容。The array substrate of the present utility model includes the substrate and the pattern of the common electrode on the substrate and an insulating layer, wherein a conductive pattern connected to a low-level potential is formed on the substrate, and the conductive pattern, the insulating layer and the pattern of the common electrode have a overlapping areas to form filter capacitors.
本实用新型的阵列基板通过在导电图形和公共电极之间形成滤波电容,对公共电极信号进行滤波,从而减小数据信号和公共电极信号耦合引起的VcomLevel Shift,使公共电极信号趋于稳定,最终达到减小画面泛绿现象的目的,改善显示面板的画面品质。The array substrate of the present invention filters the common electrode signal by forming a filter capacitor between the conductive pattern and the common electrode, thereby reducing the V com Level Shift caused by the coupling of the data signal and the common electrode signal, and making the common electrode signal tend to be stable , and finally achieve the purpose of reducing the phenomenon of greening of the picture, and improve the picture quality of the display panel.
本实用新型的阵列基板可以为顶栅型结构也可以为底栅型结构,在本实用新型的阵列基板为顶栅型结构时,导电图形可以为由栅金属层形成,导电图形、栅绝缘层和公共电极的图形存在交叠区域以形成滤波电容;在本实用新型的阵列基板为底栅型结构时,导电图形可以由源漏金属层形成,导电图形、栅绝缘层和公共电极的图形存在交叠区域以形成滤波电容。The array substrate of the present invention can be a top-gate structure or a bottom-gate structure. When the array substrate of the present invention is a top-gate structure, the conductive pattern can be formed by a gate metal layer, the conductive pattern, the gate insulating layer There is an overlapping area with the pattern of the common electrode to form a filter capacitor; when the array substrate of the present invention is a bottom gate structure, the conductive pattern can be formed by the source-drain metal layer, and the pattern of the conductive pattern, the gate insulating layer and the common electrode exists overlapping areas to form filter capacitors.
进一步地,本实用新型阵列基板中并不局限于采用栅绝缘层形成滤波电容的绝缘层,只要处于导电图形和公共电极图形之间的绝缘层均可以用以形成滤波电容的绝缘层。Furthermore, the array substrate of the present invention is not limited to using the gate insulating layer to form the insulating layer of the filter capacitor, as long as the insulating layer between the conductive pattern and the common electrode pattern can be used to form the insulating layer of the filter capacitor.
进一步地,本实用新型的阵列基板并不局限为水平电场型阵列基板,还可以为垂直电场型阵列基板,只要能够在连接低点位的导电图形和公共电极的图形之间形成滤波电容即可。Furthermore, the array substrate of the present invention is not limited to a horizontal electric field type array substrate, and may also be a vertical electric field type array substrate, as long as a filter capacitor can be formed between the conductive pattern connecting the low point and the pattern of the common electrode .
具体地,在本实用新型的阵列基板为底栅型的阵列基板时,可以采用栅金属层形成公共电极的图形,之后在栅绝缘层上形成连接低电平电位的导电图形,所述导电图形与公共电极的图形存在有交叠区域。其中,所述导电图形可以与栅极驱动电路的接地点连接。Specifically, when the array substrate of the present invention is a bottom-gate array substrate, the gate metal layer can be used to form the pattern of the common electrode, and then a conductive pattern connected to a low-level potential is formed on the gate insulating layer. The conductive pattern There is an overlapping area with the pattern of the common electrode. Wherein, the conductive pattern may be connected to the ground point of the gate driving circuit.
进一步地,所述导电图形可以采用源漏金属层形成,这样可以通过一次构图工艺形成阵列基板的源电极、漏电极和导电图形,能够在不增加构图工艺次数的前提下实现本实用新型的技术方案。Further, the conductive pattern can be formed using a source-drain metal layer, so that the source electrode, drain electrode and conductive pattern of the array substrate can be formed through one patterning process, and the technology of the utility model can be realized without increasing the number of patterning processes plan.
进一步地,以本实用新型的阵列基板为底栅型结构为例,本实用新型的阵列基板具体可以包括:Further, taking the bottom gate structure of the array substrate of the present invention as an example, the array substrate of the present invention may specifically include:
基板;Substrate;
位于所述基板上由栅金属层形成的公共电极、栅电极和栅线的图形;Patterns of common electrodes, gate electrodes and gate lines formed by the gate metal layer on the substrate;
位于形成有所述公共电极和栅电极、栅线的基板上的栅绝缘层;a gate insulating layer located on the substrate on which the common electrode, gate electrode, and gate line are formed;
位于所述栅绝缘层上由源漏金属层形成的所述导电图形、源电极、漏电极的图形。The conductive pattern, the pattern of the source electrode and the pattern of the drain electrode are formed by the source-drain metal layer on the gate insulating layer.
优选的,还可以包括形成数据线的图形。Preferably, it may also include a pattern forming a data line.
进一步的,形成所需的滤波电容之后,还可以制作阵列基板所需的像素电极,具体包括:Further, after forming the required filter capacitors, the pixel electrodes required by the array substrate can also be fabricated, specifically including:
位于形成有所述导电图形、源电极、漏电极和数据线的基板上包括有像素电极过孔的绝缘层的图形;The pattern of the insulating layer including the pixel electrode via hole on the substrate formed with the conductive pattern, source electrode, drain electrode and data line;
位于所述绝缘层上由透明导电层组成的像素电极的图形,所述像素电极通过所述像素电极过孔与所述漏电极相连接。A pattern of a pixel electrode composed of a transparent conductive layer located on the insulating layer, and the pixel electrode is connected to the drain electrode through the pixel electrode via hole.
本实用新型实施例还提供了一种上述阵列基板的制造方法,所述阵列基板包括基板以及基板上的公共电极的图形和绝缘层,其中,所述制造方法包括:在所述基板上形成连接低电平电位的导电图形,所述导电图形、绝缘层与公共电极的图形存在有交叠区域以形成滤波电容。The embodiment of the present utility model also provides a method for manufacturing the above-mentioned array substrate, the array substrate includes a substrate and a common electrode pattern and an insulating layer on the substrate, wherein the manufacturing method includes: forming a connection on the substrate A conductive pattern with a low level potential, the conductive pattern, the insulating layer and the pattern of the common electrode have an overlapping area to form a filter capacitor.
本实用新型的阵列基板可以为顶栅型结构也可以为底栅型结构,在本实用新型的阵列基板为顶栅型结构时,可以采用栅金属层形成导电图形,使得导电图形、栅绝缘层和公共电极的图形存在交叠区域以形成滤波电容;在本实用新型的阵列基板为底栅型结构时,可以采用源漏金属层形成导电图形,使得导电图形、栅绝缘层和公共电极的图形存在交叠区域以形成滤波电容。进一步地,本实用新型阵列基板中并不局限于采用栅绝缘层形成滤波电容的绝缘层,只要处于导电图形和公共电极图形之间的绝缘层均可以用以形成滤波电容的绝缘层。The array substrate of the present invention can be a top-gate structure or a bottom-gate structure. When the array substrate of the present invention is a top-gate structure, the gate metal layer can be used to form a conductive pattern, so that the conductive pattern, the gate insulating layer There is an overlapping area with the pattern of the common electrode to form a filter capacitor; when the array substrate of the present invention is a bottom-gate structure, the source-drain metal layer can be used to form a conductive pattern, so that the pattern of the conductive pattern, the gate insulating layer and the common electrode There are overlapping regions to form filter capacitors. Furthermore, the array substrate of the present invention is not limited to using the gate insulating layer to form the insulating layer of the filter capacitor, as long as the insulating layer between the conductive pattern and the common electrode pattern can be used to form the insulating layer of the filter capacitor.
进一步地,本实用新型的阵列基板并不局限为水平电场型阵列基板,还可以为垂直电场型阵列基板,只要能够形成连接低点位的导电图形,使得导电图形和公共电极的图形之间形成滤波电容即可。Further, the array substrate of the present invention is not limited to a horizontal electric field type array substrate, and may also be a vertical electric field type array substrate, as long as a conductive pattern connecting the low points can be formed, so that the conductive pattern and the pattern of the common electrode are formed filter capacitor.
具体地,在本实用新型的阵列基板为底栅型的阵列基板时,可以采用栅金属层形成公共电极的图形,之后在栅绝缘层上形成连接低电平电位的导电图形,所述导电图形与公共电极的图形存在有交叠区域。具体地,可以在栅绝缘层上形成与栅极驱动电路的接地点连接的所述导电图形。。Specifically, when the array substrate of the present invention is a bottom-gate array substrate, the gate metal layer can be used to form the pattern of the common electrode, and then a conductive pattern connected to a low-level potential is formed on the gate insulating layer. The conductive pattern There is an overlapping area with the pattern of the common electrode. Specifically, the conductive pattern connected to the ground point of the gate driving circuit may be formed on the gate insulating layer. .
进一步地,为了不增加构图工艺的次数,可以采用源漏金属层形成导电图形,通过一次构图工艺同时形成所述导电图形和阵列基板的源电极、漏电极。Further, in order not to increase the number of patterning processes, a source-drain metal layer can be used to form a conductive pattern, and the conductive pattern and the source electrode and drain electrode of the array substrate can be formed simultaneously through one patterning process.
进一步地,以本实用新型的阵列基板为底栅型结构为例,所述制造方法具体包括:Further, taking the bottom-gate structure of the array substrate of the present invention as an example, the manufacturing method specifically includes:
提供一基板;providing a substrate;
通过第一次构图工艺,在所述基板上形成由栅金属层组成的公共电极、栅电极和栅线的图形;Through the first patterning process, a pattern of common electrodes, gate electrodes and gate lines composed of a gate metal layer is formed on the substrate;
通过第二次构图工艺,在经过所述第一次构图工艺的基板上形成栅绝缘层和由源漏金属层组成的所述导电图形、漏电极、源电极的图形。优选的,还包括形成数据线的图形。Through the second patterning process, the gate insulating layer and the conductive pattern composed of the source and drain metal layers, the pattern of the drain electrode and the source electrode are formed on the substrate after the first patterning process. Preferably, a pattern for forming data lines is also included.
进一步的,形成所需的滤波电容之后,还可以制作阵列基板所需的像素电极,具体包括:Further, after forming the required filter capacitors, the pixel electrodes required by the array substrate can also be fabricated, specifically including:
通过第三次构图工艺,在经过所述第二次构图工艺的基板上形成包括有像素电极过孔的绝缘层的图形;Through a third patterning process, a pattern of an insulating layer including pixel electrode via holes is formed on the substrate that has undergone the second patterning process;
通过第四次构图工艺,在所述绝缘层上形成由透明导电层组成的像素电极的图形,所述像素电极通过所述像素电极过孔与所述漏电极相连接。Through the fourth patterning process, a pattern of a pixel electrode composed of a transparent conductive layer is formed on the insulating layer, and the pixel electrode is connected to the drain electrode through the pixel electrode via hole.
本实用新型的阵列基板的制造方法,通过在制作阵列基板的TFT(薄膜晶体管)同时,形成所述的导电图形和公共电极,通过在导电图形和公共电极之间形成的滤波电容,对公共电极信号进行滤波,从而减小数据信号和公共电极信号耦合引起的Vcom Level Shift,使公共电极信号趋于稳定,最终达到减小画面泛绿现象的目的,改善显示面板的画面品质。In the manufacturing method of the array substrate of the present invention, the conductive pattern and the common electrode are formed at the same time as the TFT (thin film transistor) of the array substrate is made, and the common electrode is controlled by the filter capacitance formed between the conductive pattern and the common electrode. The signal is filtered to reduce the V com Level Shift caused by the coupling of the data signal and the common electrode signal, so that the common electrode signal tends to be stable, and finally achieve the purpose of reducing the green phenomenon of the screen and improving the picture quality of the display panel.
下面结合附图2-5对本实用新型的阵列基板进行详细介绍:The array substrate of the present invention is introduced in detail below in conjunction with accompanying drawings 2-5:
图2为显示面板的结构示意图,如图2所示,在X-Y1、Y1-Y2、Y2-Y3区域都有接地信号,但是左下角的A区域没有接地信号接入。对于大尺寸全高清ADS面板来说,由于高分辨率(例如:1920*1080)和ADS像素的大Cst,使得显示面板的负载比较大,数据信号和公共电极信号的耦合也随之增加,导致公共电极信号被数据信号拉升,出现如图1所示的Vcom Level Shift现象,Vcom信号失真会影响像素的正常充放电,从而最终造成画面泛绿(Greenish)现象,显示面板左下角的画面泛绿现象尤为严重。Figure 2 is a schematic structural diagram of the display panel. As shown in Figure 2, there are ground signals in the X-Y1, Y1-Y2, and Y2-Y3 areas, but there is no ground signal access in the A area in the lower left corner. For large-size full-HD ADS panels, due to the high resolution (for example: 1920*1080) and the large C st of ADS pixels, the load on the display panel is relatively large, and the coupling of data signals and common electrode signals also increases. As a result, the common electrode signal is pulled up by the data signal, and the V com Level Shift phenomenon appears as shown in Figure 1. The distortion of the V com signal will affect the normal charging and discharging of the pixels, which will eventually cause the greenish phenomenon of the screen, and the lower left corner of the display panel The green phenomenon of the screen is particularly serious.
一般来说,电荷在电场中会受力而移动,当导体之间有了介质,则阻碍了电荷移动而使得电荷累积在导体上,造成电荷积累存储,从而形成了电容。按照电容的作用,电容可以分为耦合电容、滤波电容、旁路电容、退耦电容、补偿电容以及自举电容等,本实用新型的技术方案在低电平信号和公共电极之间形成一滤波电容,对公共电极信号进行滤波,从而使公共电极信号趋于稳定,最终达到减小画面泛绿现象的目的,改善显示面板的画面品质。Generally speaking, charges will move under force in an electric field. When there is a medium between conductors, it will hinder the movement of charges and cause charges to accumulate on the conductors, resulting in the accumulation and storage of charges, thus forming capacitance. According to the function of capacitors, capacitors can be divided into coupling capacitors, filter capacitors, bypass capacitors, decoupling capacitors, compensation capacitors, and bootstrap capacitors. The technical solution of the utility model forms a filter between the low-level signal and the common electrode. Capacitors are used to filter the common electrode signal, so that the common electrode signal tends to be stable, and finally achieve the purpose of reducing the green phenomenon of the picture and improving the picture quality of the display panel.
如图2所示,本实用新型实施例中,优选地,可以在显示装置左下角的非显示区域形成连接低电平电位的导电图形,这样既不影响显示效果,又可以显著改善显示面板左下角的画面泛绿现象。As shown in Figure 2, in the embodiment of the present invention, preferably, a conductive pattern connected to a low-level potential can be formed in the non-display area of the lower left corner of the display device, so that the display effect will not be affected, and the lower left of the display panel can be significantly improved. corners of the screen appear green.
具体地,接地信号由PCB(印刷电路板)传输到数据驱动电路,再通过栅层金属线传输到栅极驱动电路,在栅极驱动电路末端将接地信号引出作为低电平信号。Specifically, the ground signal is transmitted from the PCB (printed circuit board) to the data drive circuit, and then transmitted to the gate drive circuit through the gate layer metal wire, and the ground signal is taken out as a low-level signal at the end of the gate drive circuit.
以底栅型结构为例,本实用新型实施例可以在栅绝缘层上利用源漏金属层形成接地的导电图形。如图3和图4所示,在基板4上有由栅金属层形成的公共电极1的图形,在公共电极1的图形上形成有栅绝缘层5,在栅绝缘层5上形成有连接低电平电位的导电图形2。该导电图形2可以与栅极驱动电路的接地Pin脚相连接,具体地,接地信号由PCB(印刷电路板)传输到数据驱动电路,再通过栅层金属线传输到栅极驱动电路,在栅极驱动电路末端将接地信号引出作为低电平信号。Taking the bottom-gate structure as an example, the embodiments of the present invention can use the source-drain metal layer to form a grounded conductive pattern on the gate insulating layer. As shown in Figures 3 and 4, there is a pattern of
由图3和图4可以看出,导电图形2与由栅金属层形成的公共电极1的图形之间存在交叠区域3,源漏金属层和栅金属层之间的栅绝缘层是电介质,这样在交叠区域3可以形成滤波电容,对公共电极信号进行滤波。该滤波电容的等效电路图如图5所示,其中Vcom为公共电极信号,电阻R为该滤波电容的等效电阻,也是Vcom线的电阻,电容的放电时间常数(t=RC)愈大,放电愈慢,输出电压愈高,脉动成分也愈少,即滤波效果愈好。一般来说显示装置内Vcom线的电阻R是固定的,因此可以通过调节电容C的大小来调节滤波效果。滤波电容C的大小可以通过改变交叠区域3的面积来控制,C=εS/d,其中,C为滤波电容的大小,ε为介电常数,S为交叠区域3的面积,d为栅绝缘层的厚度。It can be seen from Figures 3 and 4 that there is an
图6左侧所示为滤波前公共电极信号的示意图,图6右侧所示为滤波后公共电极信号的示意图,由图6可以看出,通过导电图形2的设置,可以使公共电极信号趋于稳定,最终达到减小画面泛绿现象的目的,改善显示面板的画面品质。The left side of Figure 6 is a schematic diagram of the common electrode signal before filtering, and the right side of Figure 6 is a schematic diagram of the common electrode signal after filtering. It can be seen from Figure 6 that by setting the
在本实用新型的阵列基板为顶栅型结构时,可以采用栅金属层形成导电图形,使得导电图形、栅绝缘层和公共电极的图形存在交叠区域以形成滤波电容。When the array substrate of the present invention has a top-gate structure, the gate metal layer can be used to form a conductive pattern, so that the pattern of the conductive pattern, the gate insulating layer and the common electrode overlap to form a filter capacitor.
示例性的,本实用新型还提供了一种阵列基板的制造方法,首先通过构图工艺利用栅金属层形成公共电极1的图形,之后在形成有公共电极1的图形的基板4上沉积栅绝缘层5,上述步骤与现有技术中的制程相同,在此不再赘述。之后在形成阵列基板的源电极和漏电极时,利用同一次构图工艺在非显示区域的栅绝缘层上形成连接栅极驱动电路接地点的导电图形2,其中,导电图形2与公共电极1存在交叠区域3,并且与源电极和漏电极不相连接,这样即可在导电图形2与公共电极1之间形成滤波电容。导电图形2的面积和位置可以根据实际情况进行调整,比如可以在画面泛绿情况比较严重的地方设置导电图形2,还可以根据滤波效果的需要来调整导电图形2与公共电极1的交叠区域3的面积大小。Exemplarily, the present utility model also provides a method for manufacturing an array substrate. Firstly, a pattern of the
本实用新型实施例还提供了一种显示装置,包括如上所述的薄膜场效应晶体管阵列基板。该显示装置可以为:液晶面板、电子纸、OLED(Organic LightEmitting Diode,有机发光二极管)面板、液晶电视、液晶显示器、数码相框、手机、平板电脑等具有任何显示功能的产品或部件。The embodiment of the present utility model also provides a display device, comprising the thin film field effect transistor array substrate as described above. The display device can be: liquid crystal panel, electronic paper, OLED (Organic Light Emitting Diode, organic light emitting diode) panel, liquid crystal TV, liquid crystal display, digital photo frame, mobile phone, tablet computer and other products or components with any display function.
以上所述是本实用新型的优选实施方式,应当指出,对于本技术领域的普通技术人员来说,在不脱离本实用新型所述原理的前提下,还可以作出若干改进和润饰,这些改进和润饰也应视为本实用新型的保护范围。The foregoing is a preferred embodiment of the present utility model, and it should be pointed out that for those of ordinary skill in the art, some improvements and modifications can be made without departing from the principle of the present utility model. Retouching should also be regarded as the scope of protection of the present utility model.
Claims (6)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201320050052 CN203054411U (en) | 2013-01-29 | 2013-01-29 | Array substrate and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201320050052 CN203054411U (en) | 2013-01-29 | 2013-01-29 | Array substrate and display device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN203054411U true CN203054411U (en) | 2013-07-10 |
Family
ID=48737346
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201320050052 Expired - Lifetime CN203054411U (en) | 2013-01-29 | 2013-01-29 | Array substrate and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN203054411U (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2016004686A1 (en) * | 2014-07-11 | 2016-01-14 | 京东方科技集团股份有限公司 | Array substrate and fabrication method and display device |
| WO2016161875A1 (en) * | 2015-04-08 | 2016-10-13 | 京东方科技集团股份有限公司 | Thin film transistor array substrate, liquid crystal display panel and display device |
| CN115494673A (en) * | 2022-09-14 | 2022-12-20 | 合肥京东方光电科技有限公司 | Display module, motherboard of display panel and display device |
-
2013
- 2013-01-29 CN CN 201320050052 patent/CN203054411U/en not_active Expired - Lifetime
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2016004686A1 (en) * | 2014-07-11 | 2016-01-14 | 京东方科技集团股份有限公司 | Array substrate and fabrication method and display device |
| US10048555B2 (en) | 2014-07-11 | 2018-08-14 | Boe Technology Group Co., Ltd. | Array substrate, manufacturing method thereof and display device |
| WO2016161875A1 (en) * | 2015-04-08 | 2016-10-13 | 京东方科技集团股份有限公司 | Thin film transistor array substrate, liquid crystal display panel and display device |
| CN115494673A (en) * | 2022-09-14 | 2022-12-20 | 合肥京东方光电科技有限公司 | Display module, motherboard of display panel and display device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104714345B (en) | A kind of thin-film transistor array base-plate, liquid crystal display panel and display device | |
| US9323111B2 (en) | Array substrate comprising first and second common electrodes that are powered independently, its manufacturing method, and display device | |
| CN103941507B (en) | Array substrate, display panel and display device | |
| CN103018991B (en) | Array substrate, manufacturing method thereof and display device | |
| CN203444218U (en) | Array substrate and display device | |
| CN103474436B (en) | A kind of array base palte and preparation method thereof, display unit | |
| CN103021940B (en) | Array substrate, manufacture method of array substrate and display device | |
| CN104571715A (en) | Array substrate, production method and driving method thereof and display unit | |
| CN107221536A (en) | Array substrate, special-shaped display and display device | |
| WO2022001411A9 (en) | Array substrate, display panel, and display apparatus | |
| CN103077944B (en) | Display unit, array base palte and preparation method thereof | |
| CN104865726A (en) | Array substrate, display panel, display device and preparation method | |
| CN102967971B (en) | Array base palte and display device | |
| CN102929060B (en) | Array substrate, fabrication method of array substrate, and display device | |
| CN104576656A (en) | Display substrate and manufacturing method of thereof, and display device | |
| CN201438464U (en) | Thin film transistor with top gate structure | |
| CN103064224A (en) | Arrayed substrate and display device | |
| CN106094373A (en) | TFT substrate and preparation method thereof | |
| CN103018987B (en) | Array substrate and display device | |
| CN203054411U (en) | Array substrate and display device | |
| CN202975549U (en) | Array substrate and display device | |
| CN103064225B (en) | Array substrate and manufacturing method thereof as well as display device | |
| CN104733478A (en) | Array substrate, manufacturing method thereof and display device | |
| CN108766382A (en) | Bootstrap capacitor, GOA circuits and the display panel of GOA circuits | |
| CN103413813B (en) | A kind of array base palte and preparation method thereof, display unit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CX01 | Expiry of patent term | ||
| CX01 | Expiry of patent term |
Granted publication date: 20130710 |