CN201167435Y - A device for processing backplane signals - Google Patents
A device for processing backplane signals Download PDFInfo
- Publication number
- CN201167435Y CN201167435Y CNU200820003189XU CN200820003189U CN201167435Y CN 201167435 Y CN201167435 Y CN 201167435Y CN U200820003189X U CNU200820003189X U CN U200820003189XU CN 200820003189 U CN200820003189 U CN 200820003189U CN 201167435 Y CN201167435 Y CN 201167435Y
- Authority
- CN
- China
- Prior art keywords
- signal
- hole
- layer
- blind hole
- backplane
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Structure Of Printed Boards (AREA)
Abstract
本实用新型公开了一种背板信号的处理装置,包括信号发出层、信号目的层和背板底层;该装置还包括作为信号路径的通孔和盲孔,所述通孔与盲孔连接;所述通孔连接信号发出层与背板底层;所述盲孔连接背板底层与信号目的层。本实用新型中不直接反钻通孔,而是单独建立直接穿越PCB板底层与信号目的层的盲孔,这样,不会形成多余的信号路径,同时,盲孔直达信号目的层,对尺寸要求较反钻方式低,且能保证通信质量。
The utility model discloses a backplane signal processing device, which comprises a signal sending layer, a signal destination layer and a backplane bottom layer; the device also includes a through hole and a blind hole as a signal path, and the through hole is connected with the blind hole; The through hole connects the signal sending layer and the bottom layer of the backplane; the blind hole connects the bottom layer of the backplane and the signal destination layer. In the utility model, the through hole is not directly drilled, but a blind hole directly passing through the bottom layer of the PCB board and the signal destination layer is separately established, so that no redundant signal path will be formed, and at the same time, the blind hole directly reaches the signal destination layer, and the size requirements It is lower than the back drilling method, and can guarantee the communication quality.
Description
技术领域 technical field
本实用新型涉及背板上信号处理技术,特别是一种背板信号的处理装置。The utility model relates to a signal processing technology on a backplane, in particular to a backplane signal processing device.
背景技术 Background technique
随着数据通讯带宽的越来越高,高速设计被广泛使用,在5Gbps以上的高速设计之中,印刷电路板(PCB,Printed Circuit Board)对信号的衰减、以及线路阻抗不匹配造成的反射,是高速信号完整性的最大杀手。通常,高速信号的路径(trace)在PCB上遇到通孔时,由于PCB厚度的影响,通孔的多余路径会产生反射,这个多余的路径就像一个树桩(stubs),特别是对于背板连接器插针的插针通孔,树桩反射的影响更大。如图1所示,图1中插针通孔本身是金属的,在插针通孔两端和信号目的层设有金属焊盘,信号目的层焊盘处连有导线(图中未示出),实线表示正常的信号路径。信号的正常传输是从发出层流经插针通孔、目的层焊盘,从目的层导线到达目的层,但有一部分信号沿虚线所示的反射路径,从插针通孔的多余路径到达背板底层焊盘,再由底层反射到目的层,如此会影响通信质量。要消除这个反射,就需要将树桩stubs除掉,目前采用反钻的方式,如图2所示,将多余路径的黑色部分钻掉,使插针通孔变成不贯通背板的盲孔,没有多余路径,就消除了反射信号的影响。With the increasing bandwidth of data communication, high-speed design is widely used. In high-speed design above 5Gbps, the attenuation of the signal by the printed circuit board (PCB, Printed Circuit Board) and the reflection caused by the mismatch of line impedance, It is the biggest killer of high-speed signal integrity. Usually, when the high-speed signal path (trace) encounters a through hole on the PCB, due to the influence of the thickness of the PCB, the redundant path of the through hole will produce reflections. This redundant path is like a stub (stubs), especially for the backplane Pin through-holes for connector pins, stump reflections have a greater impact. As shown in Figure 1, the pin through hole itself in Figure 1 is metal, and a metal pad is provided at both ends of the pin through hole and the signal destination layer, and a wire is connected to the pad of the signal destination layer (not shown in the figure). ), the solid line indicates the normal signal path. The normal transmission of the signal is to flow from the sending layer through the pin through hole, the destination layer pad, and from the destination layer wire to the destination layer, but a part of the signal follows the reflection path shown by the dotted line, from the extra path of the pin through hole to the back The bottom pad of the board is reflected from the bottom layer to the destination layer, which will affect the communication quality. To eliminate this reflection, the stubs need to be removed. At present, the back-drilling method is used, as shown in Figure 2, to drill off the black part of the redundant path, so that the pin through hole becomes a blind hole that does not penetrate the backplane. Without redundant paths, the effect of reflected signals is eliminated.
而实际操作中,由于背板的信号层繁多,结构复杂,如果采用反钻方式消除树桩影响,需要针对不同的背板厚度、信号层、过孔,制定不同的反钻尺寸。不仅设计复杂,而且,对插针通孔反钻时,一方面难以精确反钻尺寸,另一方面通常会留下一点多余路径,以确保通信安全,这样,又会在信号目的层与反钻的盲孔之间形成了一个小的树桩,如此仍会产生一定的信号反射,给通信质量带来影响。In actual operation, due to the many signal layers and complex structure of the backplane, if backdrilling is used to eliminate the impact of tree stumps, different backdrilling sizes need to be formulated for different backplane thicknesses, signal layers, and vias. Not only the design is complicated, but also, when back-drilling pin through holes, on the one hand, it is difficult to accurately back-drill the size, and on the other hand, a little redundant path is usually left to ensure communication security. A small tree stump is formed between the blind holes, so there will still be a certain signal reflection, which will affect the communication quality.
实用新型内容Utility model content
有鉴于此,本实用新型的主要目的在于提供一种背板信号的处理装置,不仅设计简单,且能提高通信质量。In view of this, the main purpose of the present invention is to provide a backplane signal processing device, which not only has a simple design, but also can improve communication quality.
为达到上述目的,本实用新型的技术方案是这样实现的:In order to achieve the above object, the technical solution of the utility model is achieved in that:
一种背板信号的处理装置,包括信号发出层、信号目的层和背板底层;该装置还包括作为信号路径的通孔和盲孔,所述通孔与盲孔连接;所述通孔连接信号发出层与背板底层;所述盲孔连接背板底层与信号目的层。A processing device for a backplane signal, comprising a signal sending layer, a signal destination layer and a backplane bottom layer; the device also includes a through hole and a blind hole as a signal path, and the through hole is connected with the blind hole; the through hole is connected The signal sending layer and the bottom layer of the backplane; the blind hole connects the bottom layer of the backplane and the signal destination layer.
所述通孔与盲孔在背板底层通过布线连接。The through hole and the blind hole are connected by wiring at the bottom layer of the backplane.
所述布线长度根据背板布线空间确定。The wiring length is determined according to the backplane wiring space.
所述通孔两端具有焊盘,所述焊盘分别位于信号发出层、背板底层。There are pads at both ends of the through hole, and the pads are respectively located in the signal sending layer and the bottom layer of the backplane.
所述盲孔两端具有焊盘,所述焊盘分别位于背板底层、信号目的层。There are pads at both ends of the blind hole, and the pads are respectively located at the bottom layer of the backplane and the signal destination layer.
本实用新型中不直接反钻通孔,而是单独建立直接穿越PCB板底层与信号目的层的盲孔,这样,不会形成多余的信号路径,同时,盲孔直达信号目的层,对尺寸要求较反钻方式低,且能保证通信质量。In the utility model, the through hole is not directly drilled, but a blind hole directly passing through the bottom layer of the PCB board and the signal destination layer is separately established, so that no redundant signal path will be formed, and at the same time, the blind hole directly reaches the signal destination layer, and the size requirements It is lower than the back drilling method, and can guarantee the communication quality.
附图说明 Description of drawings
图1为插针通孔反射示意图;Figure 1 is a schematic diagram of the reflection of the pin through hole;
图2为现有技术中插针通孔反钻后留下的小树桩示意图;Fig. 2 is a schematic diagram of a small tree stump left after backdrilling through a pin hole in the prior art;
图3为本实用新型盲孔结构示意图。Fig. 3 is a schematic diagram of the blind hole structure of the utility model.
具体实施方式 Detailed ways
本实用新型的基本思想是:将信号由插针通孔全部引至PCB板底层,再采用埋盲孔的方式,将底层的信号经盲孔引至目的层,使信号走单一路径,从而消除反射。The basic idea of the utility model is: all the signals are led to the bottom layer of the PCB board through the pin through holes, and then the signal of the bottom layer is led to the target layer through the blind hole by adopting the method of burying the blind hole, so that the signal takes a single path, thereby eliminating reflection.
下面以图3为例说明本实用新型的具体实现结构。The specific realization structure of the present utility model is illustrated below by taking Fig. 3 as an example.
本实用新型的结构包括插针通孔1和盲孔2,插针通孔1两端设有焊盘3,连接信号发出层4和PCB板底层5,盲孔2两端设有焊盘,连接PCB板底层5和信号目的层6,在PCB板底层5,插针通孔1的焊盘通过布线7连接盲孔2的焊盘。The structure of the present utility model includes a pin through
图3中带有箭头的实线表示信号路径,信号从信号发出层4经过插针通孔1到达PCB板底层5,信号在PCB板底层5上沿布线7前进一段距离到达盲孔2,信号经过盲孔2到达信号目的层6,从而保证信号从信号发出层4至信号目的层6走单一路径,消除反射。The solid line with arrows in Figure 3 represents the signal path. The signal travels from the
在背板应用的高速接插件中,均可以使用上述盲孔设计来消除信号反射的影响。盲孔高度可以根据信号目的层不同而不同,盲孔的位置根据布线时的空间确定。本实用新型中盲孔是直接穿越PCB板底层与信号目的层,不会形成多余路径,对尺寸的要求也没有反钻方式要求得那么精确,从而更好的保证通信质量。In high-speed connectors for backplane applications, the above-mentioned blind hole design can be used to eliminate the influence of signal reflection. The height of the blind hole can be different according to the signal purpose layer, and the position of the blind hole is determined according to the space during wiring. In the utility model, the blind hole directly passes through the bottom layer of the PCB board and the signal destination layer, without forming redundant paths, and the size requirement is not as precise as that required by the back-drilling method, so as to better ensure the communication quality.
以上所述,仅为本实用新型的较佳实施例而已,并非用于限定本实用新型的保护范围。The above descriptions are only preferred embodiments of the present utility model, and are not intended to limit the protection scope of the present utility model.
Claims (5)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNU200820003189XU CN201167435Y (en) | 2008-02-27 | 2008-02-27 | A device for processing backplane signals |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNU200820003189XU CN201167435Y (en) | 2008-02-27 | 2008-02-27 | A device for processing backplane signals |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN201167435Y true CN201167435Y (en) | 2008-12-17 |
Family
ID=40192828
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNU200820003189XU Expired - Fee Related CN201167435Y (en) | 2008-02-27 | 2008-02-27 | A device for processing backplane signals |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN201167435Y (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103906350A (en) * | 2014-04-18 | 2014-07-02 | 浪潮电子信息产业股份有限公司 | Wiring method for reducing high-speed crosstalk |
-
2008
- 2008-02-27 CN CNU200820003189XU patent/CN201167435Y/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103906350A (en) * | 2014-04-18 | 2014-07-02 | 浪潮电子信息产业股份有限公司 | Wiring method for reducing high-speed crosstalk |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9515031B2 (en) | Mitigation of far-end crosstalk induced by routing and out-of-plane interconnects | |
| US8270180B2 (en) | Printed circuit board | |
| WO2003073808A8 (en) | Passive transmission line equalization using circuit-board thru-holes | |
| JP6031198B2 (en) | Signal transmission circuit and printed circuit board | |
| CN105430873A (en) | High-speed connector package and packaging method | |
| CN103442513A (en) | Method for achieving continuous characteristic impedance of high-frequency lines | |
| CN103995942A (en) | Package pin area wiring method capable of reducing impedance abrupt change | |
| CN102131338A (en) | electronic device | |
| CN101877945B (en) | Method for removing via stub and PCB designed by using the method | |
| CN103987191A (en) | Method for reducing influence of AC coupling capacitor PAD on transmission of high-speed serial signals | |
| CN107704659A (en) | A kind of three-dimensional daisy topology for multi-load DDRX interconnection | |
| CN108770239A (en) | A kind of PCB vias anti-pad setting method | |
| CN201167435Y (en) | A device for processing backplane signals | |
| CN110416177A (en) | A kind of memory modules | |
| CN109684139B (en) | Test fixture of PCIe4.0 slot | |
| CN208241977U (en) | A kind of pcb board | |
| WO2018218907A1 (en) | Design method for optimizing signal quality of pcie connector area | |
| CN101282614A (en) | Printed circuit board with improved vias | |
| CN104125713A (en) | Layer switching via hole structure for improving high-speed signal quality | |
| CN100562214C (en) | Printed circuit board with improved vias | |
| CN208987216U (en) | Pcb board | |
| CN200969706Y (en) | Printed circuit boards with through holes | |
| CN113766730A (en) | Connector PCB and differential signal non-stub fan-out wiring structure thereof | |
| WO2024045574A1 (en) | Printed circuit board having pad and communication device | |
| CN107194095A (en) | A kind of chip drop disturbs structure and preparation method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20081217 Termination date: 20150227 |
|
| EXPY | Termination of patent right or utility model |