CN1983583A - Active device base and lead frame using same - Google Patents
Active device base and lead frame using same Download PDFInfo
- Publication number
- CN1983583A CN1983583A CN200510131449.2A CN200510131449A CN1983583A CN 1983583 A CN1983583 A CN 1983583A CN 200510131449 A CN200510131449 A CN 200510131449A CN 1983583 A CN1983583 A CN 1983583A
- Authority
- CN
- China
- Prior art keywords
- active device
- board
- area
- holes
- lead frame
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H10W90/756—
Landscapes
- Die Bonding (AREA)
Abstract
Description
技术领域technical field
本发明关于一种有源器件基座及其应用,特别关于一种可提升封装体可靠度的有源器件基座及使用该基座的引线框架。The invention relates to an active device base and its application, in particular to an active device base capable of improving the reliability of a package and a lead frame using the base.
背景技术Background technique
请参考图1,该图为剖面图,显示了已知的封装体,其使用具有有源器件基座10与外接点20的引线框架为基板。晶片30粘着于有源器件基座10上,并藉由焊线32电连接于外接点20。封装材40用以使晶片30与焊线32与外界隔离。Please refer to FIG. 1 , which is a cross-sectional view showing a known package using a lead frame with an active device base 10 and external contacts 20 as a substrate. The chip 30 is adhered on the active device base 10 and electrically connected to the external contact 20 by the bonding wire 32 . The packaging material 40 is used to isolate the chip 30 and the bonding wire 32 from the outside.
以图1所示的封装体为例,一般使用引线框架作为封装基板的封装体,在经过JEDEC(Joint Electron Device Engineering Council;其为全球半导体工程标准化组织)所规范的可靠度试验时,由于有源器件基座10与封装材40之间热膨胀系数的差异,封装体所承受的热应力可能会使两者相互分离而造成脱层,而无法达成所要求的可靠度。Taking the package shown in Figure 1 as an example, the lead frame is generally used as the package of the package substrate. When passing the reliability test specified by JEDEC (Joint Electron Device Engineering Council; which is the global semiconductor engineering standardization organization), due to the Due to the difference in thermal expansion coefficient between the source device base 10 and the packaging material 40 , the thermal stress borne by the packaging body may cause the two to separate from each other and cause delamination, so that the required reliability cannot be achieved.
另外,基于环境污染的顾虑,有愈来愈多的国家或经济体要求电子产品使用无铅的焊接工艺。而无铅的焊接工艺的焊接温度通常较一般使用锡铅共晶合金的焊料的焊接温度高40℃以上,对封装体的可靠度要求会更加严苛。因此,发展出具有更佳可靠度的封装体,特别是以引线框架为封装基板的封装体,是一项重要的课题。In addition, based on concerns about environmental pollution, more and more countries or economies require electronic products to use lead-free soldering processes. However, the soldering temperature of the lead-free soldering process is generally higher than that of the solder using the tin-lead eutectic alloy by more than 40°C, and the requirements for the reliability of the package will be more stringent. Therefore, it is an important issue to develop a package with better reliability, especially a package with a lead frame as the package substrate.
发明内容Contents of the invention
有鉴于此,本发明的主要目的是提供一种有源器件基座及使用该基座的引线框架,在完成封装后,可强化封装材与有源器件基座的接合力,以提升使用本发明的有源器件基座及引线框架的电子装置可靠度性能。In view of this, the main purpose of the present invention is to provide an active device base and a lead frame using the base. After the packaging is completed, the bonding force between the packaging material and the active device base can be strengthened to improve the use of the base. Electronic device reliability performance of the inventive active device submount and lead frame.
为达成本发明的上述目的,本发明提供了一种有源器件基座,包含:板材;对应有源器件的预定粘着区,位于上述板材的表面上;以及至少一个贯穿孔,分布于上述预定粘着区以外的上述板材中。In order to achieve the above object of the present invention, the present invention provides an active device base, comprising: a plate; a predetermined adhesion area corresponding to the active device, located on the surface of the plate; and at least one through hole, distributed in the predetermined In the above boards outside the sticking area.
本发明还提供了一种引线框架,包含:板材;对应有源器件的预定粘着区,位于上述板材的表面上;至少一个贯穿孔,分布于上述预定粘着区以外的上述板材中;多个外接点,与上述板材以间隔方式设置于其周围;以及边缘部,与上述板材之间设置有上述外接点,并分别连接上述板材与上述外接点。The present invention also provides a lead frame, comprising: a board; a predetermined adhesion area corresponding to an active device, located on the surface of the board; at least one through hole, distributed in the board other than the predetermined adhesion area; Points are provided around the plate at intervals; and edge portions are provided with the external contact point between the plate and connected to the plate and the external contact point respectively.
本发明的特征,在有源器件基座上预定有源器件粘着区,并在有源器件的预定粘着区以外的区域设计至少一个贯穿孔。因此,在形成封装材覆盖上述有源器件基座之后,封装材可藉由上述贯穿孔深入有源器件基座,而得以「钉住」有源器件基座,而提升两者之间的粘着力,从而提升使用本发明的有源器件基座及引线框架的电子装置可靠度性能。The feature of the present invention is to predetermine the adhesion area of the active device on the base of the active device, and design at least one through hole in the area other than the predetermined adhesion area of the active device. Therefore, after the encapsulation material is formed to cover the active device base, the encapsulation material can go deep into the active device base through the above-mentioned through holes, so as to "pin" the active device base, thereby improving the adhesion between the two force, thereby improving the reliability performance of the electronic device using the active device base and the lead frame of the present invention.
为了让本发明的上述和其他目的、特征、和优点能更明显易懂,下文特举下列优选实施例并配合附图,详细说明如下。In order to make the above and other objects, features, and advantages of the present invention more comprehensible, the following preferred embodiments are specifically enumerated below together with the accompanying drawings, and are described in detail as follows.
附图说明Description of drawings
图1为剖面图,显示了已知的封装体。FIG. 1 is a cross-sectional view showing a known package.
图2为俯视图,显示了本发明优选实施例的有源器件基座及引线框架。Figure 2 is a top view showing the active device base and lead frame of the preferred embodiment of the present invention.
图3为沿图2的剖面线AA的剖面图。FIG. 3 is a sectional view along the section line AA of FIG. 2 .
图4为剖面图,显示了优选实施例的有源器件基座及引线框架的功效。Figure 4 is a cross-sectional view showing the function of the active device mount and lead frame of the preferred embodiment.
符号说明Symbol Description
10~有源器件基座 20~外接点10~active device base 20~external contact points
30~有源器件 32~焊线30~active device 32~welding wire
40~封装材 100~有源器件基座40~
101~对角线 102~对角线101~
104~板材 105~焊线区104~
110~预定粘着区 120~贯穿孔110~predetermined
130~外接点 140~边缘部130~
142~支持装置 150~封装材142~support device 150~packaging material
AA~剖面线AA~hatching
具体实施方式Detailed ways
请参考图2与3,其中图2为俯视图,而图3为沿图2的剖面线AA的剖面图,显示了本发明优选实施例的有源器件基座及引线框架。Please refer to FIGS. 2 and 3 , wherein FIG. 2 is a top view, and FIG. 3 is a cross-sectional view along the section line AA of FIG. 2 , showing the active device base and the lead frame of the preferred embodiment of the present invention.
如图2所示,本发明的有源器件基座100包含板材104,优选为导电材料,可提供预定粘着于其上的有源器件(未绘示)的接地;而应用于引线框架时,板材104通常为金属。在板材104的一表面上,具有有源器件的预定粘着区110;并在预定粘着区110以外的板材104中,分布至少一个贯穿孔120,其基本上贯穿板材104。As shown in FIG. 2, the
而本发明引线框架则包含上述本发明的有源器件基座、多个外接点130、与边缘部140。其中多个外接点130与板材100以间隔的方式设置于其周围。外接点130并介于边缘部140与板材100之间,且连接于边缘部140。另外,边缘部140并藉由支持装置142连接板材100。The lead frame of the present invention includes the above-mentioned active device base of the present invention, a plurality of
贯穿孔120的形成,通常使用冲床,事先制作适当大小与形状的冲头,以冲压的方式形成贯穿孔120。在本实施例中,贯穿孔120的形状基本上为圆形,而本领域的普通技术人员亦可以依其需求,制作其他形状的冲头,以形成例如矩形、多边形、星形、或其他形状的贯穿孔120。The
另外,可视需求在预定粘着区110的外侧,选择性地形成焊线区105。如此,将有源器件粘着于预定粘着区110上后,可以已知的焊线的工艺电连接上述有源器件与焊线区105,以提供其接地。已知的焊线的工艺通常使用金线连接上述有源器件与有源器件基座100,因此通常在焊线区105镀上与板材104及金都具有良好粘附力的粘附层(未绘示)。例如当板材100为铜时,上述粘附层可为镍/金层、镍/钯/金层、或其他适合的材料。此时,贯穿孔120则分布在焊线区105的外侧(预定粘着区110的相异侧)。In addition, the
贯穿孔120的效果则绘示于图4中,图4所示延续自图3,在本发明的引线框架形成封装材150,封装材150会进入并填满贯穿孔120,有如牢牢地将封装材150「钉住」有源器件基座100,而提升封装材150与有源器件基座100之间的粘着力,可避免因热应力使两者相互分离而造成脱层的情形,从而提升使用本发明的有源器件基座及引线框架的电子装置可靠度性能。The effect of the
形成封装材150而完成封装后,通常会将完成后的封装体以已知的表面粘着技术,藉由图4中曝露的有源器件基座100与外接点130(图4未绘示),电连接于既定电子产品的电路板上,所使用的粘着剂通常为锡基合金的软焊材(solder)。封装材150通常为环氧树脂与二氧化硅填充物,在上述表面粘着的工艺中,软焊材无法润湿封装材150并与其连接。因此,贯穿孔120的形成同时亦相对地减少了有源器件基座100在与上述电路板连接时可用的粘着面积。因此,贯穿孔120在板材104表面的开口面积不宜过大,以免实质上影响有源器件基座100在与上述电路板的粘着强度。在本实施例中,贯穿孔120的开口面积为不大于板材104面积的百分之五时,并不会实际影响有源器件基座100与上述电路板的粘附强度。After the encapsulation material 150 is formed and the encapsulation is completed, the completed encapsulation body is usually mounted using a known surface mount technique, with the
另外,为了更加提升产品可靠度的功效,优选为形成不只一个贯穿孔120。此时,考虑到一般而言,封装体的热工艺、可靠度试验、或温度循环等因素所引发的热应力作用于封装材150与板材104之间时并没有特定的方向性。为了整体可靠度的考虑,多个贯穿孔120的分布优选为以板材104的几何中心为参考点,大体上对称地分布于其内,如图2所示。在本实施例中,贯穿孔120的数量为四。另外,一般而言,自板材104的几何中心起算,愈接近其边缘或角落处,所受到的热应力会愈大,因此贯穿孔120的分布是愈靠近板材104的边缘或角落处,对提升可靠度的效果愈大。In addition, in order to further improve product reliability, it is preferable to form more than one through
在本实施例中,板材104的形状基本上为矩形,亦可以视需求,使用其他形状例如多边形的板材104。在图2中,板材104的对角线101、102附近的四个角落处,由于离板材104的几何中心最远,当热应力作用时会承受最高的应力值。因此较好以四个贯穿孔120分别置于板材104的四个角落处,更好为使对角线101、102能够经过贯穿孔120,对提升可靠度的效果会更显著。In this embodiment, the shape of the
同样地,考虑到有源器件基座100与既定电子产品的电路板之间的粘着强度,多个贯穿孔120在板材104表面的总开口面积优选为不大于板材104面积的百分之五。因此,相对来说贯穿孔120的数量不宜过多,因为在上述条件下,贯穿孔120的数量愈多,每个贯穿孔120的开口面积就愈小。当贯穿孔120的开口面积太小而使封装材150的二氧化硅填充物无法进入时,在图4中,封装材150就无法进入贯穿孔120,非但无法达成本发明提升可靠度的功效,贯穿孔120内所可能聚积的气体或水等液体的微滴,会在封装完成的封装体历经热工艺例如表面粘着工艺、可靠度试验、温度循环等而有升温的情形时,体积迅速、大比率地膨胀而发生所谓的「爆米花效应」(popcorneffect),则会适得其反,反而对产品可靠度表现有不良影响。因此,贯穿孔120的数量,必须视工艺需求与所使用的封装材150的特性而决定。如本实施例中,在板材104为矩形的情况下,贯穿孔120的数量较好为四个。Likewise, considering the adhesive strength between the
综上所述,藉由本发明,在板材104的有源器件的预定粘着区110以外的区域设计至少一个贯穿孔120。因此,在形成封装材150覆盖有源器件基座100之后,封装材150可藉由贯穿孔120深入有源器件基座100,而得以「钉住」有源器件基座100,而提升两者之间的粘着力,从而提升使用本发明的有源器件基座及引线框架的电子装置可靠度性能,从而实现本发明的上述目的。To sum up, according to the present invention, at least one through
虽然本发明已以优选实施例揭露如上,然其并非用以限定本发明,任何本领域的普通技术人员,在不脱离本发明的精神和范围内,当可作些许的更动与润饰,因此本发明的保护范围当视权利要求所界定者为准。Although the present invention has been disclosed above with preferred embodiments, it is not intended to limit the present invention. Any person skilled in the art may make some changes and modifications without departing from the spirit and scope of the present invention. Therefore The scope of protection of the present invention should be defined by the claims.
Claims (16)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200510131449.2A CN1983583A (en) | 2005-12-14 | 2005-12-14 | Active device base and lead frame using same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200510131449.2A CN1983583A (en) | 2005-12-14 | 2005-12-14 | Active device base and lead frame using same |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN1983583A true CN1983583A (en) | 2007-06-20 |
Family
ID=38165975
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200510131449.2A Pending CN1983583A (en) | 2005-12-14 | 2005-12-14 | Active device base and lead frame using same |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1983583A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102064139A (en) * | 2009-11-18 | 2011-05-18 | 南亚科技股份有限公司 | Semiconductor packaging structure |
-
2005
- 2005-12-14 CN CN200510131449.2A patent/CN1983583A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102064139A (en) * | 2009-11-18 | 2011-05-18 | 南亚科技股份有限公司 | Semiconductor packaging structure |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI453838B (en) | Leadless package with heat sink | |
| CN1316578C (en) | Semiconductor device and its producing method, curcuit board and electronic instrument | |
| US20100178734A1 (en) | Leadless Semiconductor Package with Electroplated Layer Embedded in Encapsulant and the Method for Manufacturing the Same | |
| JP2003249607A (en) | Semiconductor device and its manufacturing method, circuit board, and electronic equipment | |
| JP2001320014A (en) | Semiconductor device and manufacturing method thereof | |
| US11869831B2 (en) | Semiconductor package with improved board level reliability | |
| US20020189853A1 (en) | BGA substrate with direct heat dissipating structure | |
| JP2009194079A (en) | WIRING BOARD FOR SEMICONDUCTOR DEVICE, MANUFACTURING METHOD THEREOF, AND SEMICONDUCTOR DEVICE USING THE SAME | |
| KR100226335B1 (en) | Molded plastic packaging of electronic devices | |
| TWI311352B (en) | Fabricating process of leadframe-based bga packages and leadless leadframe utilized in the process | |
| US6320250B1 (en) | Semiconductor package and process for manufacturing the same | |
| JP2001177005A (en) | Semiconductor device and manufacturing method thereof | |
| JP3939707B2 (en) | Resin-sealed semiconductor package and manufacturing method thereof | |
| CN1983583A (en) | Active device base and lead frame using same | |
| CN101339942A (en) | Semiconductor package joint structure for avoiding welding defect caused by substrate warping | |
| KR100393094B1 (en) | A Semiconductor Package Using A Board Having Supporting Legs | |
| CN112447690A (en) | Semiconductor packaging structure with antenna on top | |
| KR100818080B1 (en) | Chip stack package | |
| CN101236934A (en) | Land grid array package | |
| US20190221502A1 (en) | Down Bond in Semiconductor Devices | |
| JP2009054741A (en) | Semiconductor package | |
| US20080290481A1 (en) | Semiconductor Device Package Leadframe | |
| CN212257384U (en) | Lead frame and FC-QFN packaging body | |
| TWI288969B (en) | Active device base and leadframe utilizing the base | |
| CN116741641A (en) | Flat leadless package with surface mount construction |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |