CN1815625A - Synchronous dynamic storage controller designing method - Google Patents
Synchronous dynamic storage controller designing method Download PDFInfo
- Publication number
- CN1815625A CN1815625A CN 200510061654 CN200510061654A CN1815625A CN 1815625 A CN1815625 A CN 1815625A CN 200510061654 CN200510061654 CN 200510061654 CN 200510061654 A CN200510061654 A CN 200510061654A CN 1815625 A CN1815625 A CN 1815625A
- Authority
- CN
- China
- Prior art keywords
- sdram
- time
- address
- read
- bank
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Dram (AREA)
Abstract
The method includes following steps: (1) optimizing parsed address; (2) setting up first order state register and using Auto Pre-charge mode; (3) optimizing sending time for Active command; (4) dynamic controlling Refreshing time interval; (5) buffering reading/writing commands, dividing reading/writing time slices, sending reading/writing commands in concentration respectively. Advantages are: four banks in SDRAM in collaborative work to take full advantage of SDRAM ability to communicate; bandwidth use ratio reached to more than 85%, realizing decoding for AVS and H.264 video in high resolution, raised reading/writing efficiency greatly, and east of implementation by hardware. Moreover, the invention is not only suitable to SDRAM and DDR SDRAM, and video decoding.
Description
Technical field
The present invention relates to a kind of method for designing of Memory Controller, particularly a kind of method for designing of synchronous dynamic storage controller.
Background technology
AVS is that Chinese first has the digital audio/video encoding and decoding standard of independent intellectual property right, and full name is " an infotech advanced audio/video encoding standard ".H.264 be the video encoding standard that video joint working group (JVT) exploitation that the relevant video coding expert by two ISO (International Standards Organization) of ITU-T and ISO constitutes jointly is formulated, these two kinds of standards as compared with the past video compression standard on code efficiency has all had significant raising, but meanwhile hardware realizes that complexity of decoding also rises thereupon, brings certain challenge to hardware design.
In high definition video decoding computing in real time, there are a large amount of intermediate data to preserve and to read, most data wherein, all pixel values of the image of finishing such as decoding, because data volume is very big, thereby need be saved in the chip external memory, the image of decoding after preparing against is as the reference data or be directly used in demonstration.On the other hand, the bus frequency of system and bandwidth often are subjected to physical condition and cost, the restriction of power consumption, because cost, the fastest SRAM of operating speed is unpractical.High definition video decoding chip mentioned in this article adopts the memory carrier of the outer SDRAM of sheet as decoded data, huge data volume in the intrinsic property of SDRAM and the high definition video decoding, determined to realize that real-time decoding must improve the data access efficiency of SDRAM, this just requires to design a kind of controlling schemes of SDRAM efficiently.
Summary of the invention
Technical matters to be solved by this invention is the method for designing that a kind of synchronous dynamic storage controller of the data access efficiency that can improve SDRAM is provided at above-mentioned prior art present situation.
The present invention solves the problems of the technologies described above the technical scheme that is adopted: the method for designing of a kind of synchronous dynamic random access memory (SDRAM) controller, comprise at video decode and being optimized, can increase substantially the efficient of memory data read-write, be easy to the realization of hardware, it is characterized in that: (1) address resolution optimization; (2) status register settings and use auto-precharge (Auto Pre-charge) pattern; (3) to activating the optimization of (Active) order transmitting time; (4) time interval of refreshing (Refresh) is dynamically controlled; (5) cache read write order is divided read/write slot, and read write command is concentrated respectively and sent.
To the address analytical optimization, data are evenly distributed among each Bank, make that the data of avoiding needing in time to obtain continuously all are stored among the Bank to the visit equalization of each Bank, cause frequent line activating and the wait of precharge time, lower efficiency; The map addresses formula is as follows:
If the SDRAM storer Column address of usefulness is the m position, the Row address is the n position, and the logical address of request read-write is Address[m+n-1:0]
Get X=Address[m-1:0], Y=Address[m+n-1:m], Bottom_field=Y[0]
Then the SDRAM physical address corresponding to logical address Address is:
Bank＝Bottom_field？{！Y[2]，Y[1]}:Y[2:1]
Row＝{Y[n-1:3]，Bottom_field}
Column＝X。
Status register only is set when power-up initializing one time, and uses auto-precharge (Auto Pre-charge) pattern, improve the utilization factor of order pipeline.
To activating the optimization of (Active) order transmitting time, the Active instruction of a Bank is at the Idle of all the other 3 Bank, tRCD, in the tRP time or in the interval time of two read write commands, send, reduce the conflict of order pipeline generation and etc. the time to be activated.
The time interval dynamically control in the preset threshold value scope to refreshing (Refresh) reduces the interference that refreshes in the reading and writing data process.
Read write command is carried out buffer memory, and be divided into the read time sheet and write timeslice when scheduling, read write command is concentrated transmitting time in corresponding timeslice, eliminates read-write and is connected the time waste that causes.Two counters are set, and first counter was counted sheet cycle current time, and another counter is counted the continuous idling cycle of current time sheet, carried out the switching of read/write slot when one of them counter reaches preset threshold value.
Compared with prior art, the invention has the advantages that, by 4 Bank collaborative works among the SDRAM, make full use of the ability to communicate of SDRAM, satisfy the demand of mass data high speed communication, its bandwidth availability ratio carries out reaching when video decode more than 85%, can realize AVS and HD video real-time decoding H.264.The present invention not only is applicable to SDRAM and DDR SDRAM and video decode.
Description of drawings
Fig. 1 is a SDRAM read-write sequence synoptic diagram;
Fig. 2 is the sdram controller logic diagram.
Embodiment
Embodiment describes in further detail the present invention below in conjunction with accompanying drawing.
The present invention's being implemented as follows on SDRAM is described, and realization and SDRAM on DDR SDRAM are similar.
1.SDRAM the technical scheme of controller
As shown in Figure 1,, SDRAM is gone up any data write, must activate earlier and be expert at, read and write then, also need this line precharge to close this delegation after read-write is finished to open it according to the standard of SDRAM.In order to obtain data, must extra additional period tRCD, tRP open and close the row at this data place, and whole process also is subjected to the restriction of tRC and tRAS.
Contain 4 relatively independent Bank among the SDRAM, after finishing initialization operation, except refreshing (Refresh), beyond the order such as replacement register (LMR), each Bank is essentially independent, but their shared same set of interface (order, address and data-interface).Therefore in actual applications, should guarantee the work of 4 Bank fully, guarantee the busy state of data bus as far as possible, can not cause order again, data, the data collision of address interface.
(1) the address resolution optimization of SDRAM
Through statistics, in video decode, system is at random and disperses the visit of data among the SDRAM, particularly internal memory is read maximum reference frame datas that reads, in H.264, account for 80% of total reading of data amount, the total 76-88% of the amount of reading in AVS, and average data length is no more than 3, so the data in the internal memory are evenly distributed in address resolution among 4 Bank, make the visit equalization of each module to internal memory, the data that so just can not exist all to need in time to obtain continuously all are present among the Bank, cause frequent line activating and the wait of precharge time, cause data bus to be in the idle condition of no datat.
If the SDRAM storer Column address of usefulness is the m position, the Row address is the n position, and the logical address of request read-write is Address[m+n-1:0].
Get X=Address[m-1:0], Y=Address[m+n-1:m], Bottom_field=Y[0].
Then the SDRAM physical address corresponding to logical address Address is:
Bank＝Bottom_field？{！Y[2]，Y[1]}:Y[2:1]
Row＝{Y[n-1:3]，Bottom_field}
Column＝X
After mapping is handled like this in the video data each row pixel mean allocation and the operation of each Bank intermeshed come among 4 Bank, improved bandwidth availability ratio.
(2) status register settings and use auto-precharge (Auto Pre-charge) pattern
For the maximum throughput flow of data, instruction is stitched together as far as possible, this moment, command line may produce conflict.In order to solve this point, the present invention has adopted auto-precharge (Auto Pre-charge) pattern, has reduced by an order like this, and for a Bank, the instruction that has reduced 1tCK/tRC takies.According to the difference of system frequency, this changes in the effect on the efficient between 1/8-1/12, and owing to the co-operating of 4 Bank, the increase on the tWR equal time that attracts does not thus reduce the utilization factor of data bus simultaneously.
(3) to activating the optimization of (Active) order transmitting time
Activate (Active) order and often conflict with read write command, it also is subjected to the restriction of tRRD simultaneously.The present invention is the Idle of the active of Bank instruction at all the other 3 Bank, and tRCD in the tRP time or send, guarantees that the data pipe streamline is unimpeded in the interval time of two read write commands.In order to reach this purpose, just judge whether other Bank has read-write requests in the time of must will finishing in the read-write of a Bank, make in advance and judge and the request of other Bank is arbitrated according to rule, also to consider the realization complexity of sequential and actual hardware circuit simultaneously, logic is optimized.
(4) time interval of refreshing (Refresh) is dynamically controlled
SDRAM does not lose in order to keep data wherein, need in 64ms, refresh 4096 or 8096 times, preset a threshold range among the present invention, the suitable flexible time interval of at every turn refreshing of having controlled, SDRAM can be accessed at the appointed time refreshed, and can reduce the interference that refreshes in the reading and writing data process again.
(5) cache read write order is divided read/write slot, and read write command is concentrated respectively and sent
In SDRAM, because the existence of data input register and data output register if 4 Bank are all are read or write and can closely be connected, data form the transmission of pipeline system therein.But, and then read command of write order between same Bank or the different B ank, otherwise cause the conflict of data.The present invention has designed a buffer memory to read write command, and is divided into the read time sheet and writes timeslice when scheduling, and read write command is concentrated transmitting time in corresponding timeslice, eliminates read-write and is connected the time waste that causes.The present invention is provided with two counters, and first counter was counted current cycle period, and another counter is counted continuous idling cycle of current period, reads and writes the switching of period when one of them counter reaches preset threshold value.So just can put together read-write operation respectively, guarantee that simultaneously the request responding time has the predictable upper limit, can not reduce utilization factor again because of long-time not corresponding request in a certain period.
2.SDRAM the design of controller realizes
As shown in Figure 2, sdram controller adopts modular design, has comprised moderator, initialization controller, conduit controller, refresh controller, state controller, command analysis device, response generator, modules such as recording controller.
Moderator: receive the read-write requests to SDRAM, carry out address resolution, buffer memory also carries out optimization sorting, exports to state controller.
Initialization controller: the various parameters of being responsible for configuration SDRAM when system's power-up initializing.
Refresh controller: the dynamic calculation refresh cycle is controlled the refresh cycle of SDRAM, keeps the data integrity of SDRAM.
State controller: the state exchange of 4 Bank of control, processes such as the processing of response signal.
Conduit controller: predict the operating position of pipeline according to the state of 4 Bank, coordinate the equilbrium running of 4 Bank state controllers of control, and guarantee that the command channel can not conflict, as far as possible remain valid state and not conflicting of data channel.
The command analysis device: the order that accepting state controller and initialization controller send also converts the control signal that meets the SDRAM standard to and exports to the SDRAM chip.
Response generator: the response signal of sending the SDRAM read-write requests according to state controller.
Recording controller: the command selection that the accepting state controller sends writes the data of SDRAM, and selects valid data from the data that SDRAM reads.
The present invention obtains practical application on No. two, No. one, high-definition real-time decoding SOC chip phoenix core and phoenix core.Adopt the bandwidth availability ratio of the sdram controller of this method design can reach more than 85%, collaborative work by 4 Bank among the SDRAM, utilized the ability to communicate of SDRAM greatly, satisfy the demand of high speed mass data communication, can realize AVS and HD video real-time decoding H.264.
Claims (6)
1. the method for designing of a synchronous dynamic random access memory (SDRAM) controller comprises at video decode being optimized, and can increase substantially the efficient of memory data read-write, is easy to the realization of hardware, it is characterized in that: (1) address resolution optimization; (2) status register settings and use auto-precharge (Auto Pre-charge) pattern; (3) to activating the optimization of (Active) order transmitting time; (4) time interval of refreshing (Refresh) is dynamically controlled; (5) cache read write order is divided read/write slot, and read write command is concentrated respectively and sent.
2. the method for designing of synchronous dynamic random access memory as claimed in claim 1 (SDRAM) controller, it is characterized in that: to the address analytical optimization, data are evenly distributed among each Bank, feasible visit equalization to each Bank, the data of avoiding needing in time to obtain continuously all are stored among the Bank, cause frequent line activating and the wait of precharge time, lower efficiency; The map addresses formula is as follows:
If the SDRAM storer Column address of usefulness is the m position, the Row address is the n position, and the logical address of request read-write is Address[m+n-1:0]
Get X=Address[m-1:0], Y=Address[m+n-1:m], Bottom_field=Y[0]
Then the SDRAM physical address corresponding to logical address Address is:
Bank＝Bottom_field？{！Y[2]，Y[1]}：Y[2:1]
Row＝{Y[n-1:3]，Bottom_field}
Column＝X。
3. the method for designing of synchronous dynamic random access memory as claimed in claim 1 (SDRAM) controller, it is characterized in that: status register only is set when power-up initializing one time, and use auto-precharge (Auto Pre-charge) pattern, improve the utilization factor of order pipeline.
4. the method for designing of synchronous dynamic random access memory as claimed in claim 1 (SDRAM) controller, it is characterized in that: to activating the optimization of (Active) order transmitting time, the Active instruction of a Bank is at the Idle of all the other 3 Bank, tRCD, in the tRP time or in the interval time of two read write commands, send, reduce the conflict of order pipeline generation and etc. the time to be activated.
5. the method for designing of synchronous dynamic random access memory as claimed in claim 1 (SDRAM) controller is characterized in that: the time interval dynamically control in the preset threshold value scope to refreshing (Refresh), reduce the interference that refreshes in the reading and writing data process.
6. the method for designing of synchronous dynamic random access memory as claimed in claim 1 (SDRAM) controller, it is characterized in that: read write command is carried out buffer memory, and when scheduling, be divided into the read time sheet and write timeslice, read write command is concentrated transmitting time in corresponding timeslice, eliminate read-write and be connected the time waste that causes; Two counters are set, and first counter was counted current cycle period, and another counter is counted continuous idling cycle of current period, reads and writes the switching of period when one of them counter reaches preset threshold value.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100616546A CN100538882C (en) | 2005-11-18 | 2005-11-18 | A kind of method for designing of synchronous dynamic storage controller |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100616546A CN100538882C (en) | 2005-11-18 | 2005-11-18 | A kind of method for designing of synchronous dynamic storage controller |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1815625A true CN1815625A (en) | 2006-08-09 |
| CN100538882C CN100538882C (en) | 2009-09-09 |
Family
ID=36907752
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2005100616546A Expired - Fee Related CN100538882C (en) | 2005-11-18 | 2005-11-18 | A kind of method for designing of synchronous dynamic storage controller |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100538882C (en) |
Cited By (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102063392A (en) * | 2010-12-17 | 2011-05-18 | 杭州晟元芯片技术有限公司 | Method for realizing four-channel serial communication of SDRAM (Synchronous Dynamic Random Access Memory) |
| CN101583027B (en) * | 2009-06-10 | 2011-12-07 | 中兴通讯股份有限公司 | Method for caching image data in real time and movable terminal |
| CN102340445A (en) * | 2010-07-26 | 2012-02-01 | 杭州华三通信技术有限公司 | Table entry processing method and device for message forwarding flow |
| WO2012088879A1 (en) * | 2010-12-29 | 2012-07-05 | 炬才微电子（深圳）有限公司 | Ddr controller, and method and chip for implementing same |
| CN102117244B (en) * | 2010-01-05 | 2012-10-17 | 上海硅知识产权交易中心有限公司 | Control structure supporting double data rate (DDR) addressing of audio and video intellectual property (IP) cores |
| CN103019974A (en) * | 2012-12-18 | 2013-04-03 | 北京华为数字技术有限公司 | Memory access processing method and controller |
| CN103514132A (en) * | 2013-09-12 | 2014-01-15 | 广东电网公司电力科学研究院 | Data optimization method used for large-data-volume high-speed communications |
| CN104268098A (en) * | 2014-08-28 | 2015-01-07 | 上海交通大学 | On-chip cache system for transformation on ultrahigh-definition video frame rates |
| WO2016095451A1 (en) * | 2014-12-15 | 2016-06-23 | 深圳市中兴微电子技术有限公司 | Method and apparatus for improving memory access efficiency, and storage medium |
| CN105912270A (en) * | 2016-04-12 | 2016-08-31 | 上海交通大学 | PM-oriented memory access request analysis apparatus and method |
| CN107017016A (en) * | 2017-03-30 | 2017-08-04 | 中国科学院计算技术研究所 | A kind of memory refresh control method and device of anti-sequential wing passage attack |
| US9972376B2 (en) | 2013-11-07 | 2018-05-15 | International Business Machines Corporation | Memory device for interruptible memory refresh |
| US10096353B2 (en) | 2013-11-07 | 2018-10-09 | International Business Machines Corporation | System and memory controller for interruptible memory refresh |
| CN109461465A (en) * | 2017-09-06 | 2019-03-12 | 凯泽斯劳滕工业大学 | Refreshed using reverse-engineering optimization DRAM when operation |
| WO2020063413A1 (en) * | 2018-09-28 | 2020-04-02 | Changxin Memory Technologies, Inc. | Chip and chip test system |
| CN111639046A (en) * | 2020-05-11 | 2020-09-08 | 中国科学院国家空间科学中心 | System and method for caching and transmitting data of far ultraviolet aurora imager in real time |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102103548B (en) * | 2011-02-22 | 2015-06-10 | 中兴通讯股份有限公司 | Method and device for increasing read-write rate of double data rate synchronous dynamic random access memory |
-
2005
- 2005-11-18 CN CNB2005100616546A patent/CN100538882C/en not_active Expired - Fee Related
Cited By (25)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101583027B (en) * | 2009-06-10 | 2011-12-07 | 中兴通讯股份有限公司 | Method for caching image data in real time and movable terminal |
| CN102117244B (en) * | 2010-01-05 | 2012-10-17 | 上海硅知识产权交易中心有限公司 | Control structure supporting double data rate (DDR) addressing of audio and video intellectual property (IP) cores |
| CN102340445B (en) * | 2010-07-26 | 2014-09-24 | 杭州华三通信技术有限公司 | Table entry processing method and device for message forwarding flow |
| CN102340445A (en) * | 2010-07-26 | 2012-02-01 | 杭州华三通信技术有限公司 | Table entry processing method and device for message forwarding flow |
| CN102063392B (en) * | 2010-12-17 | 2012-10-17 | 杭州晟元芯片技术有限公司 | Method for realizing four-channel serial communication of SDRAM (Synchronous Dynamic Random Access Memory) |
| CN102063392A (en) * | 2010-12-17 | 2011-05-18 | 杭州晟元芯片技术有限公司 | Method for realizing four-channel serial communication of SDRAM (Synchronous Dynamic Random Access Memory) |
| WO2012088879A1 (en) * | 2010-12-29 | 2012-07-05 | 炬才微电子（深圳）有限公司 | Ddr controller, and method and chip for implementing same |
| US9685220B2 (en) | 2010-12-29 | 2017-06-20 | Artek Microelectronics Co., Ltd. | DDR controller, method for implementing the same, and chip |
| CN103019974B (en) * | 2012-12-18 | 2016-08-03 | 北京华为数字技术有限公司 | memory access processing method and controller |
| CN103019974A (en) * | 2012-12-18 | 2013-04-03 | 北京华为数字技术有限公司 | Memory access processing method and controller |
| CN103514132B (en) * | 2013-09-12 | 2016-06-08 | 广东电网有限责任公司电力科学研究院 | A kind of data optimization methods for big data quantity two-forty communication |
| CN103514132A (en) * | 2013-09-12 | 2014-01-15 | 广东电网公司电力科学研究院 | Data optimization method used for large-data-volume high-speed communications |
| US9972376B2 (en) | 2013-11-07 | 2018-05-15 | International Business Machines Corporation | Memory device for interruptible memory refresh |
| US10096353B2 (en) | 2013-11-07 | 2018-10-09 | International Business Machines Corporation | System and memory controller for interruptible memory refresh |
| CN104268098A (en) * | 2014-08-28 | 2015-01-07 | 上海交通大学 | On-chip cache system for transformation on ultrahigh-definition video frame rates |
| CN104268098B (en) * | 2014-08-28 | 2017-07-11 | 上海交通大学 | Caching system on a kind of piece for ultra high-definition video frame rate upconversion |
| WO2016095451A1 (en) * | 2014-12-15 | 2016-06-23 | 深圳市中兴微电子技术有限公司 | Method and apparatus for improving memory access efficiency, and storage medium |
| CN105912270A (en) * | 2016-04-12 | 2016-08-31 | 上海交通大学 | PM-oriented memory access request analysis apparatus and method |
| CN105912270B (en) * | 2016-04-12 | 2019-01-18 | 上海交通大学 | A kind of access request resolver and method towards PM |
| CN107017016A (en) * | 2017-03-30 | 2017-08-04 | 中国科学院计算技术研究所 | A kind of memory refresh control method and device of anti-sequential wing passage attack |
| CN109461465A (en) * | 2017-09-06 | 2019-03-12 | 凯泽斯劳滕工业大学 | Refreshed using reverse-engineering optimization DRAM when operation |
| CN109461465B (en) * | 2017-09-06 | 2023-05-23 | 凯泽斯劳滕工业大学 | Optimizing DRAM refresh using run-time reverse engineering |
| WO2020063413A1 (en) * | 2018-09-28 | 2020-04-02 | Changxin Memory Technologies, Inc. | Chip and chip test system |
| US12092685B2 (en) | 2018-09-28 | 2024-09-17 | Changxin Memory Technologies, Inc. | Chip and chip test system |
| CN111639046A (en) * | 2020-05-11 | 2020-09-08 | 中国科学院国家空间科学中心 | System and method for caching and transmitting data of far ultraviolet aurora imager in real time |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100538882C (en) | 2009-09-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1815625A (en) | Synchronous dynamic storage controller designing method | |
| CN1252605C (en) | Method and apparatus for reordering multiple data access instructions | |
| US6963516B2 (en) | Dynamic optimization of latency and bandwidth on DRAM interfaces | |
| CN101446924B (en) | Method and system for storing and obtaining data | |
| CN1142493C (en) | High-bandwidth dynamic direct access storage device with low energy-consumption mode | |
| CN101916227A (en) | A kind of RLDRAM SIO memory access control method and device | |
| CN1457607A (en) | Unit and method for memory address translation and image processing apparatus comprising such unit | |
| WO2009130888A1 (en) | Memory controller, memory system, semiconductor integrated circuit, and memory control method | |
| CN101123113A (en) | Access method and control device for synchronous dynamic random access memory | |
| CN1588552A (en) | Control device and method for double speed dynamic random access storage with asynchronous buffer | |
| CN102543159B (en) | Double data rate (DDR) controller and realization method thereof, and chip | |
| WO2012033662A2 (en) | Memory controller and method for tuned address mapping | |
| CN101340580A (en) | Address mapping method of outer chip dynamic memory of hardware video decoder | |
| CN103019974A (en) | Memory access processing method and controller | |
| CN1177279C (en) | DRAM data maintaining method and relative device | |
| CN105487988B (en) | The method for improving the effective access rate of SDRAM bus is multiplexed based on memory space | |
| CN120996109A (en) | A method and apparatus for reusing convolutional input structures based on signal sliding window row block buffering | |
| CN115686383A (en) | Memory control method, controller, and chip system | |
| CN1832035A (en) | DDR storage controller suitable for matrix transposition and matrix row and column access method | |
| CN1751360A (en) | Information storage device, information storage method, and information storage program | |
| CN1645928A (en) | Image storing method for compressing video frequency signal decode | |
| CN102833541A (en) | SDRAM storage structure for MPEG-2 video decoding | |
| CN1232909C (en) | Method and structure for realizing router flow management chip buffer-storage management | |
| CN1851669A (en) | Method for improving storage access efficiency and storage coutroller | |
| US20080181042A1 (en) | Method and System for Efficiently Organizing Data in Memory |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090909 Termination date: 20131118 |