CN1862495A - 用于在执行被转换指令时维持环境的方法和装置 - Google Patents
用于在执行被转换指令时维持环境的方法和装置 Download PDFInfo
- Publication number
- CN1862495A CN1862495A CNA2005101188818A CN200510118881A CN1862495A CN 1862495 A CN1862495 A CN 1862495A CN A2005101188818 A CNA2005101188818 A CN A2005101188818A CN 200510118881 A CN200510118881 A CN 200510118881A CN 1862495 A CN1862495 A CN 1862495A
- Authority
- CN
- China
- Prior art keywords
- instruction
- conversion
- environment
- sequence
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/06—Arrangements for sorting, selecting, merging, or comparing data on individual record carriers
- G06F7/20—Comparing separate sets of record carriers arranged in the same sequence to determine whether at least some of the data in one set is identical with that in the other set or sets
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
- G06F9/45504—Abstract machines for programme code execution, e.g. Java virtual machine [JVM], interpreters, emulators
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Devices For Executing Special Programs (AREA)
- Executing Machine-Instructions (AREA)
- Debugging And Monitoring (AREA)
- Steroid Compounds (AREA)
Abstract
Description
Claims (2)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/417,981 US6415379B1 (en) | 1999-10-13 | 1999-10-13 | Method and apparatus for maintaining context while executing translated instructions |
| US09/417,981 | 1999-10-13 |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB008143153A Division CN1264083C (zh) | 1999-10-13 | 2000-09-06 | 用于在执行被转换指令时维持环境的方法和装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1862495A true CN1862495A (zh) | 2006-11-15 |
| CN100401258C CN100401258C (zh) | 2008-07-09 |
Family
ID=23656160
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB008143153A Expired - Lifetime CN1264083C (zh) | 1999-10-13 | 2000-09-06 | 用于在执行被转换指令时维持环境的方法和装置 |
| CNB2005101188818A Expired - Lifetime CN100401258C (zh) | 1999-10-13 | 2000-09-06 | 用于在执行被转换指令时维持环境的方法 |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB008143153A Expired - Lifetime CN1264083C (zh) | 1999-10-13 | 2000-09-06 | 用于在执行被转换指令时维持环境的方法和装置 |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US6415379B1 (zh) |
| EP (1) | EP1226492B1 (zh) |
| JP (1) | JP3786603B2 (zh) |
| KR (1) | KR100498272B1 (zh) |
| CN (2) | CN1264083C (zh) |
| AT (1) | ATE326721T1 (zh) |
| CA (1) | CA2379976C (zh) |
| DE (1) | DE60028069T2 (zh) |
| WO (1) | WO2001027741A1 (zh) |
Families Citing this family (27)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6199152B1 (en) | 1996-08-22 | 2001-03-06 | Transmeta Corporation | Translated memory protection apparatus for an advanced microprocessor |
| US8074055B1 (en) | 1999-01-28 | 2011-12-06 | Ati Technologies Ulc | Altering data storage conventions of a processor when execution flows from first architecture code to second architecture code |
| US7275246B1 (en) | 1999-01-28 | 2007-09-25 | Ati International Srl | Executing programs for a first computer architecture on a computer of a second architecture |
| US8127121B2 (en) | 1999-01-28 | 2012-02-28 | Ati Technologies Ulc | Apparatus for executing programs for a first computer architechture on a computer of a second architechture |
| US7941647B2 (en) | 1999-01-28 | 2011-05-10 | Ati Technologies Ulc | Computer for executing two instruction sets and adds a macroinstruction end marker for performing iterations after loop termination |
| US8065504B2 (en) | 1999-01-28 | 2011-11-22 | Ati International Srl | Using on-chip and off-chip look-up tables indexed by instruction address to control instruction execution in a processor |
| US7254806B1 (en) | 1999-08-30 | 2007-08-07 | Ati International Srl | Detecting reordered side-effects |
| US7761857B1 (en) * | 1999-10-13 | 2010-07-20 | Robert Bedichek | Method for switching between interpretation and dynamic translation in a processor system based upon code sequence execution counts |
| US6845353B1 (en) * | 1999-12-23 | 2005-01-18 | Transmeta Corporation | Interpage prologue to protect virtual address mappings |
| US6934832B1 (en) | 2000-01-18 | 2005-08-23 | Ati International Srl | Exception mechanism for a computer |
| US7036106B1 (en) | 2000-02-17 | 2006-04-25 | Tensilica, Inc. | Automated processor generation system for designing a configurable processor and method for the same |
| US6763327B1 (en) * | 2000-02-17 | 2004-07-13 | Tensilica, Inc. | Abstraction of configurable processor functionality for operating systems portability |
| US6594821B1 (en) | 2000-03-30 | 2003-07-15 | Transmeta Corporation | Translation consistency checking for modified target instructions by comparing to original copy |
| US6968469B1 (en) | 2000-06-16 | 2005-11-22 | Transmeta Corporation | System and method for preserving internal processor context when the processor is powered down and restoring the internal processor context when processor is restored |
| US6615300B1 (en) | 2000-06-19 | 2003-09-02 | Transmeta Corporation | Fast look-up of indirect branch destination in a dynamic translation system |
| US6826682B1 (en) | 2000-06-26 | 2004-11-30 | Transmeta Corporation | Floating point exception handling in pipelined processor using special instruction to detect generated exception and execute instructions singly from known correct state |
| US7310723B1 (en) | 2003-04-02 | 2007-12-18 | Transmeta Corporation | Methods and systems employing a flag for deferring exception handling to a commit or rollback point |
| US7681046B1 (en) | 2003-09-26 | 2010-03-16 | Andrew Morgan | System with secure cryptographic capabilities using a hardware specific digital secret |
| US7694151B1 (en) | 2003-11-20 | 2010-04-06 | Johnson Richard C | Architecture, system, and method for operating on encrypted and/or hidden information |
| US8413162B1 (en) | 2005-06-28 | 2013-04-02 | Guillermo J. Rozas | Multi-threading based on rollback |
| US7496727B1 (en) | 2005-12-06 | 2009-02-24 | Transmeta Corporation | Secure memory access system and method |
| US10621092B2 (en) | 2008-11-24 | 2020-04-14 | Intel Corporation | Merging level cache and data cache units having indicator bits related to speculative execution |
| US9672019B2 (en) | 2008-11-24 | 2017-06-06 | Intel Corporation | Systems, apparatuses, and methods for a hardware and software system to automatically decompose a program to multiple parallel threads |
| US9417855B2 (en) | 2011-09-30 | 2016-08-16 | Intel Corporation | Instruction and logic to perform dynamic binary translation |
| US9032381B2 (en) | 2012-06-29 | 2015-05-12 | Intel Corporation | State recovery methods and apparatus for computing platforms |
| US9891936B2 (en) | 2013-09-27 | 2018-02-13 | Intel Corporation | Method and apparatus for page-level monitoring |
| US9250900B1 (en) | 2014-10-01 | 2016-02-02 | Cadence Design Systems, Inc. | Method, system, and computer program product for implementing a microprocessor with a customizable register file bypass network |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4456954A (en) * | 1981-06-15 | 1984-06-26 | International Business Machines Corporation | Virtual machine system with guest architecture emulation using hardware TLB's for plural level address translations |
| US4951195A (en) * | 1988-02-01 | 1990-08-21 | International Business Machines Corporation | Condition code graph analysis for simulating a CPU processor |
| US5926832A (en) * | 1996-09-26 | 1999-07-20 | Transmeta Corporation | Method and apparatus for aliasing memory data in an advanced microprocessor |
| US6591414B2 (en) * | 1996-10-28 | 2003-07-08 | Fujitsu Limited | Binary program conversion apparatus, binary program conversion method and program recording medium |
-
1999
- 1999-10-13 US US09/417,981 patent/US6415379B1/en not_active Expired - Lifetime
-
2000
- 2000-09-06 CN CNB008143153A patent/CN1264083C/zh not_active Expired - Lifetime
- 2000-09-06 CA CA002379976A patent/CA2379976C/en not_active Expired - Fee Related
- 2000-09-06 DE DE60028069T patent/DE60028069T2/de not_active Expired - Lifetime
- 2000-09-06 EP EP00974084A patent/EP1226492B1/en not_active Expired - Lifetime
- 2000-09-06 AT AT00974084T patent/ATE326721T1/de not_active IP Right Cessation
- 2000-09-06 JP JP2001530687A patent/JP3786603B2/ja not_active Expired - Lifetime
- 2000-09-06 CN CNB2005101188818A patent/CN100401258C/zh not_active Expired - Lifetime
- 2000-09-06 KR KR10-2002-7004740A patent/KR100498272B1/ko not_active Expired - Fee Related
- 2000-09-06 WO PCT/US2000/040856 patent/WO2001027741A1/en not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| JP3786603B2 (ja) | 2006-06-14 |
| CN1264083C (zh) | 2006-07-12 |
| CN1379872A (zh) | 2002-11-13 |
| CA2379976A1 (en) | 2001-04-19 |
| CN100401258C (zh) | 2008-07-09 |
| DE60028069D1 (de) | 2006-06-22 |
| CA2379976C (en) | 2009-04-07 |
| EP1226492A4 (en) | 2005-03-30 |
| WO2001027741A1 (en) | 2001-04-19 |
| EP1226492B1 (en) | 2006-05-17 |
| DE60028069T2 (de) | 2006-12-21 |
| KR100498272B1 (ko) | 2005-06-29 |
| ATE326721T1 (de) | 2006-06-15 |
| KR20020039688A (ko) | 2002-05-27 |
| EP1226492A1 (en) | 2002-07-31 |
| JP2003511787A (ja) | 2003-03-25 |
| US6415379B1 (en) | 2002-07-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1862495A (zh) | 用于在执行被转换指令时维持环境的方法和装置 | |
| US8095750B2 (en) | Transactional memory system with fast processing of common conflicts | |
| US6304867B1 (en) | System and method for enhanced performance of a relational database management system through the use of application-specific memory-resident data | |
| CN1154044C (zh) | 改变代码生成模式的方法 | |
| CN1355902A (zh) | 高级微处理器中增强调度的方法和设备 | |
| CN1183152A (zh) | 在超标量处理器中检测和执行俘获的装置 | |
| CN1199107C (zh) | 控制使用动态反馈的指令转换 | |
| CN1241272A (zh) | 赋予高级微处理器内存储器数据别名的方法和装置 | |
| KR20040111361A (ko) | 포인터 식별 및 자동 데이터 프리페치 | |
| CN1329304A (zh) | 基于寄存器地址环绕式处理的提前装载地址表项目无效 | |
| CN1162148A (zh) | 微处理器的功率估算器 | |
| JPH06103463B2 (ja) | コード生成方法 | |
| JPH04225431A (ja) | 命令キャッシュ効率を増大するコンピュータ命令をコンパイルする方法 | |
| CN1726477A (zh) | 用于预取和存储器管理的页描述符 | |
| KR20200031150A (ko) | 데이터 처리장치의 데이터 항목들 내의 성분들의 계수 | |
| CN1196997C (zh) | 不按序执行指令的装置和检测不按序指令的方法 | |
| US20150113249A1 (en) | Methods and apparatus to perform adaptive pre-fetch operations in managed runtime environments | |
| CN1495608A (zh) | 虚拟机中方法调用的加速 | |
| CN102099786A (zh) | 程序优化方法 | |
| CN1650266A (zh) | 支持单线程应用程序的时分多路复用推理性多线程 | |
| CN1726460A (zh) | 提高控制推测的性能的机制 | |
| CN1296815C (zh) | 二进制翻译中标志位的优化处理方法 | |
| CN110187884A (zh) | 一种多线程应用场景下的访存指令插桩优化方法 | |
| CN1555005A (zh) | 动态循环流水线的交叠式命令提交方法 | |
| KR20070052240A (ko) | 연합 메모리 디바이스 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: KNOWLEDGE VENTURE CAPITAL ROMPLAST-14 O., LTD Free format text: FORMER OWNER: TRANSMITAR CO., LTD Effective date: 20091106 Owner name: TRANSMITAR CO., LTD Free format text: FORMER OWNER: TRANSMITAR CO., LTD. Effective date: 20091106 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20091106 Address after: Nevada Patentee after: TRANSMETA Corp. Address before: California, USA Patentee before: Full simeida LLC Effective date of registration: 20091106 Address after: California, USA Patentee after: Full simeida LLC Address before: California, USA Patentee before: Transmeta Corp. |
|
| CX01 | Expiry of patent term | ||
| CX01 | Expiry of patent term |
Granted publication date: 20080709 |