[go: up one dir, main page]

CN1705233B - Injection-locked frequency division circuit and its frequency division method - Google Patents

Injection-locked frequency division circuit and its frequency division method Download PDF

Info

Publication number
CN1705233B
CN1705233B CN 200410045929 CN200410045929A CN1705233B CN 1705233 B CN1705233 B CN 1705233B CN 200410045929 CN200410045929 CN 200410045929 CN 200410045929 A CN200410045929 A CN 200410045929A CN 1705233 B CN1705233 B CN 1705233B
Authority
CN
China
Prior art keywords
bias
signal
frequency division
injection
module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CN 200410045929
Other languages
Chinese (zh)
Other versions
CN1705233A (en
Inventor
苏东铭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Realtek Semiconductor Corp
Original Assignee
Realtek Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Realtek Semiconductor Corp filed Critical Realtek Semiconductor Corp
Priority to CN 200410045929 priority Critical patent/CN1705233B/en
Publication of CN1705233A publication Critical patent/CN1705233A/en
Application granted granted Critical
Publication of CN1705233B publication Critical patent/CN1705233B/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

一种注入锁定式分频电路,其包含有一选取模块,用来产生一控制信号;一偏压模块,耦接于该选取模块,用来接收一原始信号,以依据该控制信号产生一偏压信号;以及一振荡模块,耦接于该偏压模块,用来接收该偏压信号以产生一目标信号;其中该目标信号的频率与该原始信号的频率之间是具有一比率关系。

Figure 200410045929

An injection-locked frequency division circuit includes a selection module for generating a control signal; a bias module coupled to the selection module for receiving an original signal to generate a bias signal according to the control signal; and an oscillation module coupled to the bias module for receiving the bias signal to generate a target signal; wherein the frequency of the target signal has a ratio relationship with the frequency of the original signal.

Figure 200410045929

Description

注入锁定式分频电路与其分频方法 Injection-locked frequency division circuit and its frequency division method

技术领域technical field

本发明涉及一种分频电路与其分频方法,特别涉及一种藉由控制偏压电流来扩大带宽的注入锁定式分频电路与其分频方法。The invention relates to a frequency division circuit and its frequency division method, in particular to an injection-locked frequency division circuit and its frequency division method which expands the bandwidth by controlling the bias current.

背景技术Background technique

分频电路(frequency divider)是频率合成器(frequency synthesizer)中一个非常重要的部分,用以对一原始脉波进行分频来产生一目标脉波,其中该目标脉波的频率与该原始脉波的频率是对应一分频比率。如业界所熟知,传统来说分频电路是由多个分频单元彼此串接(cascade)而成,其中经常采用触发器(flip-flop)为其主要元件,但由于触发器(flip-flop)本身是一数字元件,其一般来说是由一预设低电压(例如0V)与一预设高电压(例如5V)来驱动,因此,对于分频电路中的每一个触发器来说,在充放电荷的时候需要消耗很大的功率,也因此在操作频率很高的时候,传统分频电路的功率消耗也随之增加。The frequency divider is a very important part of the frequency synthesizer (frequency synthesizer), which is used to divide an original pulse wave to generate a target pulse wave, wherein the frequency of the target pulse wave is the same as the original pulse wave The frequency of the wave is corresponding to a frequency division ratio. As is well known in the industry, traditionally a frequency division circuit is formed by a plurality of frequency division units connected in series (cascade), in which a flip-flop is often used as its main component, but due to the flip-flop ) itself is a digital element, which is generally driven by a preset low voltage (such as 0V) and a preset high voltage (such as 5V). Therefore, for each flip-flop in the frequency division circuit, It needs to consume a lot of power when charging and discharging. Therefore, when the operating frequency is high, the power consumption of the traditional frequency division circuit also increases.

因此,注入锁定式分频电路(injection-locked frequency divider)遂应运而生,如Rategh等人于“Superharmonic Injection-LockedFrequency Dividers”,IEEE Journal of Solid-State Circuits,Vol.34,No.6,June 1999中所述,注入锁定式分频电路是为模拟式的分频电路,其直接处理传送过来的原始模拟信号,并输出一个分频过后的模拟信号。一般来说,注入锁定式分频电路是由一振荡模块及一偏压模块所组成。该偏压模块是用来接收由前级电路(例如频率合成器中的压控振荡器)所传送过来、欲进行分频的原始信号,并将之注入该振荡模块。注入锁定式分频电路在经过适当的设计后,即可自该振荡模块中撷取出分频后的目标信号,其中该目标信号的振荡频率及该原始信号的振荡频率是锁定于一特定的分频比率,而该分频比率则取决于电路特性。Therefore, injection-locked frequency divider (injection-locked frequency divider) came into being, such as Rategh et al. in "Superharmonic Injection-Locked Frequency Dividers", IEEE Journal of Solid-State Circuits, Vol.34, No.6, June As described in 1999, the injection-locked frequency division circuit is an analog frequency division circuit, which directly processes the original analog signal transmitted and outputs a frequency-divided analog signal. Generally, an injection-locked frequency division circuit is composed of an oscillation module and a bias voltage module. The bias voltage module is used to receive the original signal to be frequency-divided transmitted by the previous stage circuit (such as the voltage-controlled oscillator in the frequency synthesizer), and inject it into the oscillation module. After the injection-locked frequency division circuit is properly designed, the frequency-divided target signal can be extracted from the oscillation module, wherein the oscillation frequency of the target signal and the oscillation frequency of the original signal are locked to a specific frequency division. The frequency ratio depends on the circuit characteristics.

虽然注入锁定式分频电路拥有可在高频运作的优点,且可直接处理模拟信号来节省功率消耗,但是由于注入锁定式分频电路的电路设计必须要适当地匹配原始信号的振荡频率与振荡模块的振荡频率(亦即其中心频率)才能够正常地执行分频运作,因此注入锁定式分频电路的工作带宽通常都相当地窄。Although the injection-locked frequency division circuit has the advantages of operating at high frequencies and can directly process analog signals to save power consumption, the circuit design of the injection-locked frequency division circuit must properly match the oscillation frequency and oscillation of the original signal. Only the oscillation frequency of the module (that is, its center frequency) can normally perform the frequency division operation, so the working bandwidth of the injection-locked frequency division circuit is usually quite narrow.

发明内容Contents of the invention

因此,本发明的主要目的在于提供一种藉由控制偏压电流来扩大带宽的注入锁定式分频电路与其分频方法。Therefore, the main purpose of the present invention is to provide an injection-locked frequency division circuit and a frequency division method thereof for enlarging the bandwidth by controlling the bias current.

依据本发明的实施例,是揭露一种注入锁定式分频电路,其包含有一选取模块,用来产生一控制信号;一偏压模块,耦接于该选取模块,用来接收一原始信号,以依据该控制信号产生一偏压信号;以及一振荡模块,耦接于该偏压模块,用来接收该偏压信号以产生一目标信号;其中该目标信号的频率与该原始信号的频率之间是具有一比率关系。According to an embodiment of the present invention, an injection-locked frequency division circuit is disclosed, which includes a selection module for generating a control signal; a bias module coupled to the selection module for receiving an original signal, to generate a bias signal according to the control signal; and an oscillation module, coupled to the bias module, for receiving the bias signal to generate a target signal; wherein the frequency of the target signal is different from the frequency of the original signal There is a ratio relationship between them.

依据本发明的实施例,亦揭露一种分频方法,其包含有输入一原始信号;输入一控制信号;利用一偏压模块,依据该原始信号及该控制信号产生一偏压信号;利用一振荡模块,依据该偏压信号产生一目标信号;以及改变该控制信号以改变该目标信号的频率,其中该目标信号的频率与该原始信号的频率之间是具有一比率关系。According to an embodiment of the present invention, a frequency division method is also disclosed, which includes inputting an original signal; inputting a control signal; using a bias module to generate a bias signal according to the original signal and the control signal; using a The oscillation module generates a target signal according to the bias signal; and changes the control signal to change the frequency of the target signal, wherein the frequency of the target signal has a ratio relationship with the frequency of the original signal.

附图说明Description of drawings

图1为本发明一实施例的注入锁定式分频电路的示意图。FIG. 1 is a schematic diagram of an injection-locked frequency division circuit according to an embodiment of the present invention.

图2为本发明另一实施例的注入锁定式分频电路的示意图。FIG. 2 is a schematic diagram of an injection-locked frequency division circuit according to another embodiment of the present invention.

图3为本发明又一实施例的注入锁定式分频电路的示意图。FIG. 3 is a schematic diagram of an injection-locked frequency division circuit according to another embodiment of the present invention.

附图符号说明:Explanation of reference symbols:

50、50′、50″分频电路50, 50', 50" frequency division circuit

60、60′、60″振荡模块60, 60', 60" Oscillator Module

70、70a、70b、70c、70d、70e偏压模块70, 70a, 70b, 70c, 70d, 70e Bias Module

80输入信号源80 input signal sources

90选取模块90 selection modules

92偏压电压产生器。92 bias voltage generator.

具体实施方式Detailed ways

请参阅图1,图1为依据本发明一实施例的除以三(divided-by-3)注入锁定式分频电路(injection-locked frequency divider)50的示意图。在本实施例中,注入锁定式分频电路50包含有一振荡模块60、一偏压模块70、以及一选取模块90。偏压模块70是用来接收自一输入信号源80(可为频率合成器的压控振荡器或者其他需要进行分频动作的信号源)所传来的原始信号,并依据该原始信号注入电流至振荡模块60,以在振荡模块60产生分频后的目标信号,其中该目标信号的振荡频率及该原始信号的振荡频率是锁定于一特定的分频比率,而该分频比率则取决于电路特性。除此之外,偏压模块70亦会依据选取模块90所传送过来的控制信号,决定注入至振荡模块60的偏压电流量。如熟习此项技术者所广泛悉知,由于振荡模块60的振荡频率是可由所输入的偏压电流量来决定,则藉由以上所述的控制机制可调整注入锁定式分频电路50的操作频带。如此一来,本实施例的注入锁定式分频电路50即可具有较大的操作带宽。Please refer to FIG. 1 . FIG. 1 is a schematic diagram of a divided-by-3 injection-locked frequency divider circuit (injection-locked frequency divider) 50 according to an embodiment of the present invention. In this embodiment, the injection-locked frequency division circuit 50 includes an oscillation module 60 , a bias voltage module 70 , and a selection module 90 . The bias module 70 is used to receive an original signal from an input signal source 80 (which may be a voltage-controlled oscillator of a frequency synthesizer or other signal sources that require frequency division) and inject current according to the original signal. to the oscillation module 60, so that the frequency-divided target signal is generated in the oscillation module 60, wherein the oscillation frequency of the target signal and the oscillation frequency of the original signal are locked at a specific frequency division ratio, and the frequency division ratio depends on circuit characteristics. In addition, the bias module 70 also determines the amount of bias current injected into the oscillation module 60 according to the control signal transmitted from the selection module 90 . As is widely known to those skilled in the art, since the oscillation frequency of the oscillation module 60 can be determined by the input bias current, the operation of the injection-locked frequency division circuit 50 can be adjusted by the above-mentioned control mechanism. frequency band. In this way, the injection-locked frequency division circuit 50 of this embodiment can have a larger operating bandwidth.

在本实施例中,振荡器60是为一由三个反向器所组成的环形振荡器(ring oscillator),环形振荡器的组态及操作原理是为熟习此项技术者所广泛悉知,故不在此赘述。偏压模块70中则包含有多个子偏压模块70a、70b、70c、70d、70e,分别透过电芯片M12、M13、M14、M15、M16耦接于一由一电流源IB及一电芯片M11所组成的偏压电流产生器92,而分别形成多个电流镜组态(current mirror configuration),以分别在每一子偏压模块70a、70b、70c、70d、70e上复制出一偏压电流。而每一子偏压模块70a、70b、70c、70d、70e亦包含有一控制开关(如图1所示的电芯片M17、M18、M19、M20、M21),分别由选取模块90所产生的控制信号C1、C2、C3、C4、C5来控制其开闭,也就是说,当一控制开关处于开启状态时,其所对应的子偏压模块即处于致能状态。如此一来,选取模块90即可藉由所产生的控制信号C1、C2、C3、C4、C5的不同组合来控制注入振荡模块60的偏压电流量,以进一步控制注入锁定式分频电路50进行将自输入信号源80所输入的原始信号进行分频操作时的操作频带。换句话说,选取模块90即能够改变控制信号C1、C2、C3、C4、C5的组合以改变该目标信号的振荡频率,而进一步改变注入锁定式分频电路50的操作频带。In this embodiment, the oscillator 60 is a ring oscillator (ring oscillator) composed of three inverters. The configuration and operating principle of the ring oscillator are widely known to those skilled in the art. So I won't go into details here. The bias module 70 includes a plurality of sub-bias modules 70a, 70b, 70c, 70d, and 70e, which are respectively coupled to a current source IB and an electrical chip through the electrical chips M12, M13, M14, M15, and M16. The bias current generator 92 composed of M11 respectively forms a plurality of current mirror configurations (current mirror configuration), so as to replicate a bias voltage on each sub-bias module 70a, 70b, 70c, 70d, 70e current. And each sub-bias module 70a, 70b, 70c, 70d, 70e also includes a control switch (electric chip M17, M18, M19, M20, M21 as shown in Figure 1), which is controlled by the selection module 90 respectively. Signals C 1 , C 2 , C 3 , C 4 , and C 5 are used to control their opening and closing, that is, when a control switch is in an on state, its corresponding sub-bias module is in an enabled state. In this way, the selection module 90 can control the amount of bias current injected into the oscillation module 60 through different combinations of the generated control signals C 1 , C 2 , C 3 , C 4 , and C 5 , so as to further control injection locking. The frequency division circuit 50 performs a frequency division operation on the original signal input from the input signal source 80 . In other words, the selection module 90 can change the combination of the control signals C 1 , C 2 , C 3 , C 4 , and C 5 to change the oscillation frequency of the target signal, and further change the operating frequency band of the injection-locked frequency division circuit 50 .

以本实施例来说,由于振荡模块60为一由三反向器所组成的环形振荡器,故由输入信号源80所产生的原始信号及由振荡模块60所取出的目标信号的振荡频率之间的分频比率是为3∶1,也就是说,图1中的输入端A与输出端B上的信号的振荡频率会具有一特定比例关系3∶1。如前所述,由于振荡模块60的振荡频率是可由所输入的偏压电流量来决定,故当注入振荡模块60的偏压电流量由选取模块90控制于不同的大小时,振荡器60的中心频率即会随之而有不同的数值,进而可使注入锁定式分频电路50适用于对不同振荡频率的原始信号进行分频,也就是说,本实施例的注入锁定式分频电路50可经由子偏压模块70a、70b、70c、70d、70e的辅助而具有较大的操作带宽。In this embodiment, since the oscillating module 60 is a ring oscillator composed of three inverters, the difference between the oscillation frequency of the original signal generated by the input signal source 80 and the target signal taken out by the oscillating module 60 is The frequency division ratio between is 3:1, that is to say, the oscillating frequencies of the signals on the input terminal A and the output terminal B in FIG. 1 will have a specific proportional relationship of 3:1. As mentioned above, since the oscillation frequency of the oscillation module 60 can be determined by the amount of bias current input, when the amount of bias current injected into the oscillation module 60 is controlled by the selection module 90 to different sizes, the oscillation frequency of the oscillator 60 The center frequency will have different values accordingly, and then the injection-locked frequency division circuit 50 can be used for frequency division of original signals with different oscillation frequencies, that is to say, the injection-locked frequency division circuit 50 of this embodiment It can have a larger operating bandwidth with the assistance of the sub-bias modules 70a, 70b, 70c, 70d, 70e.

子偏压模块70a、70b、70c、70d、70e中用来构成电流镜的电芯片M12、M13、M14、M15、M16可具有相同的元件特性,例如对应相同的通道宽度/长度比(W/L ratio,aspect ratio),所以选取模块90可经由控制子偏压模块70a、70b、70c、70d、70e的开启个数来达到控制偏压电流的目的。然而,子偏压模块70a、70b、70c、70d、70e中用来构成电流镜的电芯片M12、M13、M14、M15、M16亦可具有不同的元件特性,例如对应不同的通道宽度/长度比,举例来说,电芯片M12、M13、M14、M15、M16的通道宽度/长度比可具有以下比率:1∶2∶4∶8∶16,如此则藉由不同的控制信号组合,可达到更大范围的操作带宽。请注意,图1中仅显示五个偏压模块70a、70b、70c、70d、70e以便于说明,然而,本发明注入锁定式分频电路50并未限制子偏压模块的个数。The electrical chips M12, M13, M14, M15, M16 used to form the current mirror in the sub-bias modules 70a, 70b, 70c, 70d, 70e can have the same element characteristics, such as corresponding to the same channel width/length ratio (W/ L ratio, aspect ratio), so the selection module 90 can achieve the purpose of controlling the bias current by controlling the number of sub-bias modules 70a, 70b, 70c, 70d, and 70e turned on. However, the electrical chips M12, M13, M14, M15, and M16 used to form the current mirror in the sub-bias modules 70a, 70b, 70c, 70d, and 70e may also have different element characteristics, such as corresponding to different channel width/length ratios For example, the channel width/length ratio of the electronic chips M12, M13, M14, M15, M16 can have the following ratio: 1:2:4:8:16, so that more control signals can be combined to achieve more Wide range of operating bandwidth. Please note that only five bias modules 70a, 70b, 70c, 70d, and 70e are shown in FIG. 1 for illustration. However, the injection-locked frequency dividing circuit 50 of the present invention does not limit the number of sub-bias modules.

请参阅图2,图2中显示本发明一实施例的除以四(divided-by-4)注入锁定式分频电路50′的示意图。图2中的注入锁定式分频电路50′与图1中的注入锁定式分频电路50十分相似,然而图2中的振荡模块60′是使用一差动式(differential mode)环形振荡器,差动式环形振荡器的电路组态及操作方式是为熟习此项技术者所广泛悉知,故不在此赘述。而图2中的注入锁定式分频电路50′的操作原理是与图1中的注入锁定式分频电路50相同,故不重复说明。Please refer to FIG. 2 , which shows a schematic diagram of a divided-by-4 injection-locked frequency dividing circuit 50 ′ according to an embodiment of the present invention. The injection-locked frequency division circuit 50' in FIG. 2 is very similar to the injection-locked frequency division circuit 50 in FIG. 1, but the oscillation module 60' in FIG. 2 uses a differential mode ring oscillator, The circuit configuration and operation method of the differential ring oscillator are widely known to those skilled in the art, so they will not be repeated here. The operation principle of the injection-locked frequency division circuit 50 ′ in FIG. 2 is the same as that of the injection-locked frequency division circuit 50 in FIG. 1 , so the description will not be repeated.

请参阅图3,图3中显示本发明一实施例的除以二(divided-by-2)注入锁定式分频电路50″示意图。图3中的注入锁定式分频电路50″与图1中的注入锁定式分频电路50十分相似,然而图3中的振荡模块60″是使用一LC共振腔式(LC tank)振荡器,LC共振腔式振荡器的电路组态及操作方式是为熟习此项技术者所广泛悉知,故不在此赘述。而图3中的注入锁定式分频电路50″的操作原理是与图1中的注入锁定式分频电路50相同,故不重覆说明。Please refer to FIG. 3 , which shows an embodiment of the present invention divided by two (divided-by-2) injection-locked frequency division circuit 50 "schematic diagram. Injection-locked frequency division circuit 50 " in Fig. 3 and Fig. 1 The injection-locked frequency division circuit 50 is very similar to the one shown in FIG. It is widely known by those skilled in the art, so it will not be repeated here. And the operation principle of the injection-locked frequency division circuit 50 "in Fig. 3 is the same as that of the injection-locked frequency division circuit 50 in Fig. 1, so it will not be repeated illustrate.

以上所述仅为本发明的较佳实施例,凡依本发明权利要求所做的均等变化与修饰,皆应属本发明专利的涵盖范围。The above descriptions are only preferred embodiments of the present invention, and all equivalent changes and modifications made according to the claims of the present invention shall fall within the scope of the patent of the present invention.

Claims (9)

1.一种注入锁定式分频电路,其包含有:1. An injection-locked frequency division circuit, comprising: 一选取模块,用来产生一控制信号;a selection module, used to generate a control signal; 一偏压模块,耦接于该选取模块,用来接收一原始信号,以依据该控制信号产生一偏压信号;以及a bias module, coupled to the selection module, used to receive an original signal to generate a bias signal according to the control signal; and 一振荡模块,耦接于该偏压模块,用来接收该偏压信号以产生一目标信号;An oscillation module, coupled to the bias module, is used to receive the bias signal to generate a target signal; 其中该目标信号的频率与该原始信号的频率之间是具有一比率关系。There is a ratio relationship between the frequency of the target signal and the frequency of the original signal. 2.如权利要求1所述的注入锁定式分频电路,其中该偏压模块是依据该控制信号控制该偏压信号的偏压电流。2. The injection-locked frequency dividing circuit as claimed in claim 1, wherein the bias module controls the bias current of the bias signal according to the control signal. 3.如权利要求1所述的注入锁定式分频电路,其中该选取模块是改变该控制信号以改变该注入锁定式分频电路的操作频带。3. The injection-locked frequency division circuit as claimed in claim 1, wherein the selection module changes the control signal to change the operating frequency band of the injection-locked frequency division circuit. 4.如权利要求1所述的注入锁定式分频电路,其中该偏压模块更包含有多个子偏压模块。4. The injection-locked frequency dividing circuit as claimed in claim 1, wherein the bias module further comprises a plurality of sub-bias modules. 5.如权利要求4所述的注入锁定式分频电路,其中每一子偏压模块包含有:5. The injection-locked frequency division circuit as claimed in claim 4, wherein each sub-bias module comprises: 一电流源,用来提供一电流信号;以及a current source for providing a current signal; and 一开关,耦接于该电流源,用来依据该控制信号进行开闭动作。A switch, coupled to the current source, is used for switching on and off according to the control signal. 6.如权利要求1所述的注入锁定式分频电路,其中该振荡模块是为一环形振荡器,或一差动式环形振荡器,又或一LC共振腔式振荡器。6. The injection-locked frequency division circuit as claimed in claim 1, wherein the oscillation module is a ring oscillator, or a differential ring oscillator, or an LC cavity oscillator. 7.一种分频方法,其包含有:7. A frequency division method, which includes: 输入一原始信号;input an original signal; 输入一控制信号;input a control signal; 利用一偏压模块,依据该原始信号及该控制信号产生一偏压信号;using a bias module to generate a bias signal according to the original signal and the control signal; 利用一振荡模块,依据该偏压信号产生一目标信号;以及using an oscillating module to generate a target signal according to the bias signal; and 改变该控制信号以改变该目标信号的频率,changing the control signal to change the frequency of the target signal, 其中该目标信号的频率与该原始信号的频率之间是具有一比率关系。There is a ratio relationship between the frequency of the target signal and the frequency of the original signal. 8.如权利要求7所述的分频方法,其中产生该偏压信号的步骤是包含有:依据该控制信号控制该偏压信号的偏压电流。8. The frequency dividing method as claimed in claim 7, wherein the step of generating the bias signal comprises: controlling a bias current of the bias signal according to the control signal. 9.如权利要求7所述的分频方法,其中产生该偏压信号的步骤是包含有:依据该控制信号控制多个子偏压模块的致能状态。9. The frequency dividing method as claimed in claim 7, wherein the step of generating the bias signal comprises: controlling the enabled states of a plurality of sub-bias modules according to the control signal.
CN 200410045929 2004-05-25 2004-05-25 Injection-locked frequency division circuit and its frequency division method Expired - Lifetime CN1705233B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 200410045929 CN1705233B (en) 2004-05-25 2004-05-25 Injection-locked frequency division circuit and its frequency division method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 200410045929 CN1705233B (en) 2004-05-25 2004-05-25 Injection-locked frequency division circuit and its frequency division method

Publications (2)

Publication Number Publication Date
CN1705233A CN1705233A (en) 2005-12-07
CN1705233B true CN1705233B (en) 2011-05-11

Family

ID=35577674

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200410045929 Expired - Lifetime CN1705233B (en) 2004-05-25 2004-05-25 Injection-locked frequency division circuit and its frequency division method

Country Status (1)

Country Link
CN (1) CN1705233B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104579319B (en) * 2014-04-22 2019-04-09 上海华虹宏力半导体制造有限公司 Multiphase clock generator
CN105322961A (en) * 2015-12-11 2016-02-10 上海交通大学 Injection locking type dual-mode prescaler with low power consumption and wide locking range

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4953010A (en) * 1987-03-09 1990-08-28 Plessey Overseas Limited FM demodulator including injection locked oscillator/divider
CN1081032A (en) * 1992-01-13 1994-01-19 日本电气株式会社 frequency synthesizer
US20030025566A1 (en) * 2001-08-01 2003-02-06 Ar Card Automatic gain control for a voltage controlled oscillator
US6781471B2 (en) * 2002-04-10 2004-08-24 Airoha Technology Corp. Low phase noise voltage controlled oscillator circuit

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4953010A (en) * 1987-03-09 1990-08-28 Plessey Overseas Limited FM demodulator including injection locked oscillator/divider
CN1081032A (en) * 1992-01-13 1994-01-19 日本电气株式会社 frequency synthesizer
US20030025566A1 (en) * 2001-08-01 2003-02-06 Ar Card Automatic gain control for a voltage controlled oscillator
US6781471B2 (en) * 2002-04-10 2004-08-24 Airoha Technology Corp. Low phase noise voltage controlled oscillator circuit

Also Published As

Publication number Publication date
CN1705233A (en) 2005-12-07

Similar Documents

Publication Publication Date Title
US9018987B1 (en) Current reused stacked ring oscillator and injection locked divider, injection locked multiplier
CN101459427B (en) Dual-mode counter-divider circuit for very high frequency operation
US8860511B2 (en) Frequency divider and PLL circuit
CN102594297B (en) Oscillating circuit
CN111817667B (en) Crystal oscillation circuit capable of starting oscillation rapidly and oscillation starting method
TW202107851A (en) Signal divider, signal distribution system, and method thereof
US7138879B2 (en) Injection-locked frequency divider and frequency dividing method thereof
CN1681196A (en) Ring Voltage Controlled Oscillator
JPH10303743A (en) Phase-locked loop having voltage controlled oscillator outputting plural frequencies
US11429136B2 (en) High speed multi moduli CMOS clock divider
KR20210093757A (en) Clock gating circuit and method of operating the same
JP3347036B2 (en) Analog PLL circuit, semiconductor device, and oscillation control method for voltage controlled oscillator
US10979033B2 (en) Current-controlled oscillator
CN1705233B (en) Injection-locked frequency division circuit and its frequency division method
US20060284693A1 (en) Digitally controlled oscillator for reduced power over process variations
CN108322212B (en) A high-speed and low-power four-to-five prescaler
KR100430618B1 (en) PLL Circuit
CN108055021A (en) Oscillator
JP2001127598A (en) Frequency multiplying circuit
US6690245B2 (en) Oscillation control circuit
JPH0786839A (en) Phase shifter and fm receiver using the same
CN116545438B (en) Frequency divider and multi-modulus frequency divider
KR0177994B1 (en) Voltage controlled oscillator circuit
Garcia-Magallon et al. A 1-GHz analog multiphase PWM using a single synchronization source
CN105939158A (en) Frequency dividing apparatus and related method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CX01 Expiry of patent term
CX01 Expiry of patent term

Granted publication date: 20110511