CN1791300B - Multi-layered circuit board and manufacturing method of multi-layered circuit board - Google Patents
Multi-layered circuit board and manufacturing method of multi-layered circuit board Download PDFInfo
- Publication number
- CN1791300B CN1791300B CN2005101301562A CN200510130156A CN1791300B CN 1791300 B CN1791300 B CN 1791300B CN 2005101301562 A CN2005101301562 A CN 2005101301562A CN 200510130156 A CN200510130156 A CN 200510130156A CN 1791300 B CN1791300 B CN 1791300B
- Authority
- CN
- China
- Prior art keywords
- conductive layer
- hole
- detection
- circuit board
- multilayer circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/429—Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0266—Marks, test patterns or identification means
- H05K1/0268—Marks, test patterns or identification means for electrical inspection or testing
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09145—Edge details
- H05K2201/092—Exposing inner circuit layers or metal planes at the walls of high aspect ratio holes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09718—Clearance holes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/09845—Stepped hole, via, edge, bump or conductor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
- H05K2203/0207—Partly drilling through substrate until a controlled depth, e.g. with end-point detection
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
- H05K2203/0242—Cutting around hole, e.g. for disconnecting land or Plated Through-Hole [PTH] or for partly removing a PTH
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/16—Inspection; Monitoring; Aligning
- H05K2203/163—Monitoring a manufacturing process
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/17—Post-manufacturing processes
- H05K2203/175—Configurations of connections suitable for easy deletion, e.g. modifiable circuits or temporary conductors for electroplating; Processes for deleting connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0044—Mechanical working of the substrate, e.g. drilling or punching
- H05K3/0047—Drilling of holes
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
- Y10T428/24273—Structurally defined web or sheet [e.g., overall dimension, etc.] including aperture
- Y10T428/24322—Composite web or sheet
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
- Y10T428/24802—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
- Y10T428/24917—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including metal layer
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
- Y10T428/24802—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
- Y10T428/24926—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including ceramic, glass, porcelain or quartz layer
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
提供了一种多层电路板及其制造方法,其使得能够适当地安装电子部件并且不会妨碍所述电子部件的性能。要安装在多层电路板的表面上的电子部件的电源端子(引脚)插入到被镀通孔中以与第一导电层连接。检测部提供在第一导电层的背部的第二导电层上,所述检测部具有与所述通孔同轴地形成并且直径大于所述通孔的直径的检测孔。一具有大直径的孔从所述背部沿着所述通孔借助于工具、同时在第二导电层和所述工具之间施加电压而形成。所述孔的深度基于使所述工具与检测孔电导通而设置。通孔的不必要的镀层可以通过大孔去除。
Provided are a multilayer circuit board and a method of manufacturing the same, which enable proper mounting of electronic components without hindering the performance of the electronic components. Power supply terminals (pins) of electronic components to be mounted on the surface of the multilayer circuit board are inserted into the plated through holes to be connected with the first conductive layer. A detection portion is provided on the second conductive layer on the back of the first conductive layer, the detection portion having a detection hole formed coaxially with the through hole and having a diameter larger than that of the through hole. A hole with a large diameter is formed from the back along the through hole by means of a tool while applying a voltage between the second conductive layer and the tool. The depth of the hole is set based on electrically conducting the tool with the detection hole. Unnecessary plating of through holes can be removed through large holes.
Description
技术领域technical field
本发明涉及一种多层电路板,其通过将由导电层和绝缘层组成的多个基板叠加为一体而形成,并且涉及该多层电路板的制造方法。 The present invention relates to a multilayer circuit board formed by stacking a plurality of substrates composed of conductive layers and insulating layers into one body, and to a method for manufacturing the multilayer circuit board. the
背景技术Background technique
常规情况下,为了钻一通过多层电路板的孔,已经存在一种检测要被机加工的点的表面高度以及基于该检测高度将该孔钻到指定深度的技术,如在日本专利公开号2001-341052中所公开的。其提高了要被机加工的孔的深度的精度。但是,由于多层电路板的厚度的变化,通过此方法不总是有可能稳定地形成用于连接上和下导电层的盲孔。 Conventionally, in order to drill a hole through a multilayer circuit board, there has been a technique of detecting the surface height of a point to be machined and drilling the hole to a specified depth based on the detected height, as described in Japanese Patent Laid-Open No. published in 2001-341052. It improves the accuracy of the depth of the hole to be machined. However, due to variations in the thickness of the multilayer circuit board, it is not always possible to stably form blind holes for connecting upper and lower conductive layers by this method. the
随后,已经提供了一种预先在每个层压的导电层中提供测量区域、在钻孔之前暴露每个测量区域、以及在确认高度方向上工具的位置时钻孔的技术,如在日本专利公开号2004-63771中所公开的。其允许用于连接上和下导电层的盲孔被稳定地形成。 Subsequently, there has been proposed a technique of providing a measurement area in advance in each laminated conductive layer, exposing each measurement area before drilling, and drilling a hole while confirming the position of the tool in the height direction, as in Japanese Patent Disclosed in Publication No. 2004-63771. It allows blind holes for connecting upper and lower conductive layers to be stably formed. the
顺便而言,电子部件如IC封装的电源端子(电源引脚),例如一引脚,在将该IC封装安装在多层电路板上时与所需导电层连接如下。即,达到所需导电层的孔是从多层基板的表面钻的并且镀被执行以在该孔的内面上形成镀层。随后,电源端子(引脚)或者类似物被插入该孔并且焊接被执行从而以所述镀孔为媒介将电源端子(引脚)与所需导电层电连接。 Incidentally, a power supply terminal (power supply pin) of an electronic part such as an IC package, for example a pin, is connected to a required conductive layer when the IC package is mounted on a multilayer circuit board as follows. That is, a hole to reach a desired conductive layer is drilled from the surface of the multilayer substrate and plating is performed to form a plated layer on the inner face of the hole. Then, a power supply terminal (pin) or the like is inserted into the hole and soldering is performed to electrically connect the power supply terminal (pin) with a desired conductive layer through the plated hole. the
图4是常规多层电路板的截面图。 Fig. 4 is a sectional view of a conventional multilayer circuit board. the
图中所示的多层电路板1形成如下。即,多层电路板1是通过顺序地层压由彼此组合的导电层2a和绝缘层2b组成的第三基板2,由彼此组合的导电层3a和3c和绝缘层3b组成的第二基板3,由彼此组合的导电层4a和绝缘层4b组成的第一基板4,以及由彼此组合的导 电层5a和绝缘层5b组成的表面基板5,借助于粘合剂以及通过热处理将它们彼此组合而形成的。这里,尽管电路图案形成在导电层3a,3c和4a即内部层压层上,存在电路图案被形成以及没有电路图案被形成在表面导电层5a和背部导电层2a上的情况。在第二基板3的情况中,导电层3a以通过镀而形成在连接孔6上的镀层7为媒介与导电层3c’电连接。 The multilayer circuit board 1 shown in the figure is formed as follows. That is, the multilayer circuit board 1 is formed by sequentially laminating the
接下来,用于将电子部件的电源端子,如引脚与所需导电层(图4情形中的第一导电层4a)连接的孔8是从用于安装电子部件如IC封装的侧(下文中称为表面侧)来钻的。另外,如果有必要,钻一用于将表面导电层5a和/或背部导电层2a与内导电层3a和3c连接的连接孔。 Next, holes 8 for connecting power supply terminals of electronic components such as pins to the desired conductive layer (first
随后,紧接着在电路图案形成在表面侧的导电层5a以及与表面侧相对的背侧的导电层2a上时,或者在没有电路图案形成在导电层5a和2a上时通过蚀刻来形成电路图案之后,通过对电源馈送连接孔(图4中未示)的内部进行镀来形成镀层9,所述电源馈送连接孔将表面导电层5a和/或背部导电层2a与内导电层3a和3c连接。 Subsequently, the circuit pattern is formed by etching immediately after the circuit pattern is formed on the
尽管所述镀在正常情况下是在足够的控制下进行的,存在孔8底部处的镀层9的厚度变得太厚、或者孔8底部处的镀层9的直径与入口侧的相比变小的情况,如图中所示。当这样形成镀层9时,存在电源端子的边缘不能插入所需深度并且电子部件出现在多层电路板1的表面之上的情况。如果电子部件出现在多层电路板的表面之上,则电源端子(引脚)容易由于震动等被损坏,从而降低其可靠性。另外,出现这样的问题,即如果作为结合电子部件的产品的多层电路板的外部尺度变大,其可能不被存储在使用该多层电路板的电子设备内。 Although the plating is normally carried out under sufficient control, there is a case where the thickness of the plating layer 9 at the bottom of the hole 8 becomes too thick, or the diameter of the plating layer 9 at the bottom of the hole 8 becomes smaller compared with that on the inlet side situation, as shown in the figure. When the plating layer 9 is thus formed, there are cases where the edges of the power supply terminals cannot be inserted to a desired depth and electronic components appear above the surface of the multilayer circuit board 1 . If the electronic parts are present on the surface of the multilayer circuit board, power supply terminals (pins) are easily damaged by vibration or the like, thereby reducing their reliability. In addition, there arises a problem that if the external dimensions of a multilayer circuit board as a product incorporating electronic components become large, it may not be stored in an electronic device using the multilayer circuit board. the
在此情形中,可以设想通过形成孔8作为通孔而避免镀层厚度的分散或者局部增加。但是如果此通孔接近于背侧的电路图案而形成,存在这样的情形,即电子部件由于噪声而导致误操作,所述噪声是由 它们之一者对另一者导致的电磁效应的结果。因此,在镀之后、在用于定位电源端子的孔8被形成为通孔时去除不必要的镀层是必要的。 In this case, it is conceivable to avoid dispersion or local increase in plating thickness by forming the hole 8 as a through hole. But if this via hole is formed close to the circuit pattern on the back side, there are cases where electronic parts cause malfunction due to noise that is the result of electromagnetic effect caused by one of them to the other. Therefore, it is necessary to remove unnecessary plating when the holes 8 for positioning the power supply terminals are formed as through holes after plating. the
但是,通过日本专利公开号2004-63771的技术不能精确地去除不必要的镀层,因为在去除不必要的镀层时,工具通过镀层与所需导电层电导通。 However, unnecessary plating cannot be accurately removed by the technique of Japanese Patent Laid-Open No. 2004-63771 because the tool is electrically connected to a desired conductive layer through the plating when removing the unnecessary plating. the
因此,本发明的一个目的是提供一种多层电路板及其制造方法,其使电子部件能够被适当地安装并且不会妨碍电子部件的性能。该目的可通过组合在本发明独立权利要求中描述的特征来实现。其从属权利要求规定本发明的优选实施例。 Accordingly, an object of the present invention is to provide a multilayer circuit board and a method of manufacturing the same, which enable electronic components to be properly mounted without hindering the performance of the electronic components. This object is achieved by combining the features described in the independent claims of the invention. The dependent claims define preferred embodiments of the invention. the
发明内容Contents of the invention
为了解决上面提到的问题,根据本发明的第一方面,提供了一种多层电路板,其通过层压和组合由导电层和绝缘层组成的多个基板而形成,具有:通孔,其从多层电路板的表面穿通到其背面,同时与设置在位于所述表面上的基板的表面上的表面导电层接触,以及与位于表面导电层之下和之内的第一导电层接触;导电镀层,镀在该通孔的内周面上,以将表面导电层与第一导电层电连接;检测部,设置在第二导电层上,相对于第一导电层,所述第二导电层位于背面侧,并且具有检测孔,其与所述通孔同轴地形成并且其直径大于所述通孔的直径;以及大孔,其直径大于所述通孔的直径,其与所述通孔同轴地沿着所述通孔从所述背面到至少第二导电层形成,其中通过形成所述大孔,检测部的检测孔的部分被暴露于大孔。 In order to solve the above-mentioned problems, according to a first aspect of the present invention, there is provided a multilayer circuit board formed by laminating and combining a plurality of substrates composed of conductive layers and insulating layers, having: through holes, It penetrates from the surface of the multilayer circuit board to its back surface while making contact with the surface conductive layer provided on the surface of the substrate located on said surface, and with the first conductive layer located below and within the surface conductive layer ; The conductive plating layer is plated on the inner peripheral surface of the through hole to electrically connect the surface conductive layer with the first conductive layer; the detection part is arranged on the second conductive layer, and the second conductive layer is opposite to the first conductive layer. The conductive layer is located on the back side, and has a detection hole formed coaxially with the through hole and having a diameter larger than that of the through hole; A through hole is formed coaxially along the through hole from the back surface to at least the second conductive layer, wherein by forming the large hole, a portion of the detection hole of the detection portion is exposed to the large hole. the
从而,由于用于连接电子部件的电源端子的连接孔被形成为被镀通孔,并且达到检测孔的所述孔从多层电路板的背部沿着通孔得以形成,如以上所述,因此形成在通孔上的镀层可以被确切地去除。因此,变得有可能提供允许电子部件被适当地安装并且不会妨碍电子部件的工作的多层电路板。 Thus, since the connection hole for connecting the power supply terminal of the electronic part is formed as a plated through hole, and the hole reaching the detection hole is formed along the through hole from the back of the multilayer circuit board, as described above, Plating formed on the through hole can be definitely removed. Therefore, it becomes possible to provide a multilayer circuit board that allows electronic components to be properly mounted and does not hinder the operation of the electronic components. the
作为多层电路板,这样的一个被使用,其具有:通孔,从多层电路板的表面穿通到其背面,同时与设置在位于所述表面上的基板的表面上的表面导电层接触,以及与位于表面导电层之下和之内的第一导电层接触;导电镀层,镀在所述通孔的内周面上,以将表面导电层与第一导电层电连接;以及检测部,设置在第二导电层上,从第一导电层,所述第二导电层位于背面侧,并且具有检测孔,其与通孔同轴地形成并且其直径大于通孔的直径,(例如如图1中所示)。 As a multilayer circuit board, such one is used, which has: a through hole penetrating from the surface of the multilayer circuit board to its back side while being in contact with a surface conductive layer provided on the surface of the substrate located on said surface, and in contact with the first conductive layer located under and within the surface conductive layer; a conductive plating layer plated on the inner peripheral surface of the through hole to electrically connect the surface conductive layer with the first conductive layer; and the detection part, Provided on the second conductive layer, from the first conductive layer, the second conductive layer is located on the back side, and has a detection hole, which is formed coaxially with the through hole and whose diameter is larger than the diameter of the through hole, (for example, as shown in shown in 1). the
所述多层电路板是中间产品,并且最终其变为其中形成大孔的多层电路板(见图3)。尽管其为中间产品,其作为产品从基板制造者被运送并且其在产品制造者处被制造为最终产品。 The multilayer circuit board is an intermediate product, and eventually it becomes a multilayer circuit board in which large holes are formed (see FIG. 3 ). Although it is an intermediate product, it is shipped as a product from a substrate manufacturer and it is manufactured as a final product at the product manufacturer. the
优选地,第一导电层是与具有表面导电层的表面基板相邻的第二基板的表面侧的导电层;并且第二导电层是与第二基板背侧相邻的第三基板的表面侧的导电层。 Preferably, the first conductive layer is the conductive layer on the surface side of the second substrate adjacent to the surface substrate having the surface conductive layer; and the second conductive layer is the surface side of the third substrate adjacent to the backside of the second substrate the conductive layer. the
根据本发明的第二方面,提供了一种制造多层电路板的方法,所述多层电路板是通过层压由导电层和绝缘层组成的多个基板形成的,通过它形成用于插入待安装在多层电路板上的电子部件的电源端子的连接孔,所述多层电路板具有在该多层电路板表面上的第一导电层,所述方法具有步骤:在第二导电层上形成具有检测孔的检测部,相对于第一导电层,所述第二导电层在背面侧;形成通孔,其从多层电路板的表面穿通到背面,同时与设置在位于所述表面的基板的表面上的表面导电层接触,以及与位于内部的第一导电层接触,并且通过具有比检测孔的直径小的直径而不与检测孔接触;镀所述通孔的内表面;以及从多层电路板的背侧沿着通孔、通过具有比检测孔直径大的直径的工具、同时在所述工具和其上提供有检测部的第二导电层之间施加预定电压、基于检测孔的检测另外钻一具有大直径和预定深度的孔,其中连接孔是通过表面导电层和第一导电层之间的通孔而形成的,其中所述镀被留在其内周面上;其中第一导电层是与具有表面导 电层的表面基板相邻的第二基板的表面侧的导电层;并且第二导电层是与第二基板背侧相邻的第三基板表面侧的导电层。 According to a second aspect of the present invention, there is provided a method of manufacturing a multilayer circuit board formed by laminating a plurality of substrates composed of conductive layers and insulating layers, by which a Connection holes for power supply terminals of electronic components to be mounted on a multilayer circuit board having a first conductive layer on the surface of the multilayer circuit board, the method having the steps of: A detection part with a detection hole is formed on the upper surface, and the second conductive layer is on the back side relative to the first conductive layer; a through hole is formed, which penetrates from the surface of the multilayer circuit board to the back surface, and at the same time is arranged on the surface of the multilayer circuit board. contacting the surface conductive layer on the surface of the substrate, and contacting the first conductive layer located inside, and not contacting the detection hole by having a diameter smaller than that of the detection hole; plating the inner surface of the through hole; and From the backside of the multilayer circuit board along the through hole, through a tool having a diameter larger than that of the detection hole, while applying a predetermined voltage between the tool and the second conductive layer on which the detection part is provided, based on the detection Detection of holes additionally drilling a hole having a large diameter and a predetermined depth, wherein the connection hole is formed through a through hole between the surface conductive layer and the first conductive layer, wherein the plating is left on the inner peripheral surface thereof; Wherein the first conductive layer is a conductive layer on the surface side of the second substrate adjacent to the surface substrate having the surface conductive layer; and the second conductive layer is a conductive layer on the surface side of the third substrate adjacent to the back side of the second substrate. layer. the
从而,允许电子部件被适当地安装并且不会妨碍电子部件的工作的多层电路板可以通过如下容易地形成:通过所述另外步骤沿着所述通孔从多层电路板的背部精确地到所述预定深度形成具有大直径的孔,以及通过精确地去除不必要的镀层,同时将用于连接电子部件的电源端子的连接孔形成为被镀通孔。 Thereby, a multilayer circuit board that allows electronic components to be properly mounted and does not hinder the operation of the electronic components can be easily formed by precisely extending from the back of the multilayer circuit board to the through hole through the additional step. The predetermined depth forms a hole having a large diameter, and simultaneously forms a connection hole for connecting a power supply terminal of an electronic part as a plated through hole by precisely removing unnecessary plating. the
所述另外步骤中的预定深度可以是基于电压成为预先设置的值或者以下时工具的位置而确定的深度。 The predetermined depth in the additional step may be a depth determined based on a position of the tool when the voltage becomes a preset value or less. the
因此可以精确地检测具有大直径以及由所述工具来钻的孔的深度,以及通过钻孔直到在所述工具和其上提供有检测部的第二导电层之间施加的电压变为预设值或以下时,稳定地形成具有大直径以及预定深度的孔。 It is therefore possible to accurately detect the depth of a hole having a large diameter and being drilled by the tool, and by drilling until the voltage applied between the tool and the second conductive layer on which the detection portion is provided becomes preset value or below, a hole having a large diameter and a predetermined depth is stably formed. the
多层电路板的制造方法还包括步骤:在所述连接通孔旁,在与具有检测部的第二导电层连接的位置钻一检测通孔,以及镀所述检测通孔的内面,其中在所述另外步骤中,所述预定电压以检测通孔的镀为媒介施加在具有检测部的第二导电层与该工具之间。 The manufacturing method of the multilayer circuit board further includes the steps of: beside the connection through hole, drilling a detection through hole at a position connected to the second conductive layer having the detection part, and plating the inner surface of the detection through hole, wherein In the further step, the predetermined voltage is applied between the second conductive layer having the detection portion and the tool via the plating of the detection via hole. the
经由镀所述检测通孔,通过设置测量探头等,具有检测部的第二导电层与该工具之间的电压可以被容易地测量,并且具有预定深度和大直径的孔可以被容易并精确地形成,而不需要用于暴露第二导电层的所需机加工。 By plating the detection through hole, the voltage between the second conductive layer having the detection portion and the tool can be easily measured by providing a measuring probe or the like, and a hole having a predetermined depth and a large diameter can be easily and accurately measured. formed without the required machining for exposing the second conductive layer. the
附图说明Description of drawings
图1是机加工过程期间被应用了本发明的多层电路板的截面图。 FIG. 1 is a cross-sectional view of a multilayer circuit board to which the present invention is applied during a machining process. the
图2是其上提供有检测部的本发明基板的平面图。 Fig. 2 is a plan view of a substrate of the present invention on which a detection portion is provided. the
图3是在安装电子部件之前刚刚被应用了本发明的多层电路板的截面图。 FIG. 3 is a cross-sectional view of a multilayer circuit board to which the present invention is applied immediately before electronic parts are mounted. the
图4是常规多层电路板的截面图。 Fig. 4 is a sectional view of a conventional multilayer circuit board. the
具体实施方式Detailed ways
现在将基于附图中所示的优选实施例来描述本发明,其不是旨在限制本发明而是示例本发明。所述实施例中描述的所有特征及其组合对本发明不必是基本的。 The invention will now be described based on preferred embodiments shown in the drawings, which are not intended to limit the invention but illustrate the invention. All features and combinations thereof described in the embodiments are not necessarily essential to the invention. the
图1是机加工过程期间被应用了本发明的多层电路板的截面图,图2是其上提供有检测部的基板的平面图以及图3是刚好在安装电子部件之前被应用了本发明的多层电路板的截面图。与图4中的那些相同的部分或者相同的功能将以相同的参考数字来标注,并且这里将省略对其的重复说明。 1 is a cross-sectional view of a multilayer circuit board to which the present invention is applied during a machining process, FIG. 2 is a plan view of a substrate on which a detection portion is provided, and FIG. 3 is a multilayer circuit board to which the present invention is applied just before mounting electronic components. A cross-sectional view of a multilayer circuit board. The same parts or the same functions as those in FIG. 4 will be denoted by the same reference numerals, and repeated description thereof will be omitted here. the
尽管在被形成为产品的时间点,图1所示的多层基板变得与图4中所示的多层电路板基本相同,但其与图4中所示的多层电路板的不同之处在于,用于插入电源端子的常规盲孔(图4中的孔8)被形成为通孔(其直径与孔8的直径相同),在于检测通孔23是新提供的并且在于提供了垫(pad)2ap1,2ap2以及5ap,即导电层。即,此多层基板1从其上安装电子部件的表面侧按顺序具有表面基板5、第一基板4、第二基板3以及在背部的第三基板2,这些基板被层压为一体。表面基板5具有用于连接孔的表面导电层5c,其与用于绝缘层5b的表面上的电路图案的表面导电层5a一起形成,并且第一基板4具有第一导电层4a,其形成在绝缘层4b的表面侧并且与所述连接孔连接。第二基板3具有形成在绝缘层3b的表面侧的第一导电层3c’和第二导电层3c,以及形成在绝缘层3b的背侧的导电层3a。导电层3c’和3a通过具有镀层7的连接孔6彼此电连接。第三基板2具有绝缘层2b的背部上的导电层2a。 Although the multilayer substrate shown in FIG. 1 becomes substantially the same as the multilayer circuit board shown in FIG. In that a conventional blind hole (hole 8 in FIG. 4 ) for inserting a power terminal is formed as a through hole (with the same diameter as hole 8 ), in that a detection through
注意,用于所述连接孔的表面导电层5c可以具有在其上形成的电路图案,或者可以类似于垫而专用于连接孔。其也可以是通过后面描述的镀过程形成的导电层。 Note that the surface
这将被按顺序说明。 This will be explained in order. the
如图1中所示,从多层电路板1的表面穿通到背部的通孔20被形成为与表面导电层5c和与连接孔连接的第一导电层4a接触,并且通孔的其内周面被镀,以形成镀层21。 As shown in FIG. 1, a through
如图2中所示,用于定位电子部件电源端子的通孔20(图4中的孔8)的轴线被假定为是O。具有与轴线O同轴并且其直径大于通孔20的检测孔22的检测部35通过设置在绝缘层4b的背侧并且接近于第一导电层4a的基板3的第二导电层3c形成。 As shown in FIG. 2 , the axis of the through hole 20 (hole 8 in FIG. 4 ) for positioning the power supply terminal of the electronic component is assumed to be O. As shown in FIG. The detecting
另外,垫,即导电层2ap1,2ap2以及5ap被提供在表面基板5和背部基板2上,以通孔20的轴线和以稍后描述的检测通孔的轴线为中心,如图1所示。 In addition, pads, that is, conductive layers 2ap1, 2ap2, and 5ap are provided on the
接下来,用于制造本发明的多层电路板的步骤将被说明。 Next, steps for manufacturing the multilayer circuit board of the present invention will be described. the
步骤1:用于插入和定位要在所述表面上设置的电子部件的电源端子(引脚)的通孔20被钻。与导电层3c连接的检测通孔23也被钻。注意,检测通孔23被设置在第二导电层3c内的任一位置。 Step 1: Through-
步骤2:分别通过镀过程,镀层21被形成在通孔20的内面上,以及镀层24被形成在检测通孔23的内面上。 Step 2: The plating
步骤3:通过其直径比检测孔22的直径大的工具30、同时在工具30和镀层24即导电层3c之间施加例如5V的预设电压,从背侧沿着通孔20(轴线O)来执行钻。当工具30与导电层3c之间的电压变为例如2V的预设电压或以下时,判断工具30已经达到导电层3c的位置,即与导电层3c接触。随后,如果例如导电层3c接近于导电层4a,所述钻在该时刻停止。另外,例如与电路图案的设置有关,当检测部35被设置在背侧的导电层3a而不是导电层3c上时,所述钻从所述位置被进一步执行预设的距离。 Step 3: through the
由于工具30的直径大于镀层21的外直径,由工具30从背表面沿着通孔20(轴线O)穿得具有大直径的孔32,如图3所示。孔32被钻到使工具30与通过导电层3c形成的检测孔23电导通的深度。因此, 通孔20的镀层21被稳定地去除直到导电层3c的下面或者略微在检测部35所处的导电层3c之上的位置。 Since the diameter of the
多层电路板1被以与以下常规方法相同的方式被制造。 The multilayer circuit board 1 is manufactured in the same manner as the following conventional method. the
步骤4:电源端子(引脚)被插入到其中形成有镀层21的通孔20中以定位电子部件。 Step 4: The power terminal (pin) is inserted into the through-
步骤5:借助于焊接将电源端子与镀层21,即导电层4a连接。 Step 5: Connect the power supply terminal to the
注意,当没有电路图案形成在导电层2a和5a上时,在结束步骤2之后通过蚀刻等将电路图案形成在导电层2a和5a上。 Note that when no circuit patterns are formed on the
这里将说明检测部35被提供的导电层的位置。理想的是将检测部35设置在与电源端子所连接到的导电层最接近的导电层上,以从电源端子所连接到的导电层精确地去除背侧的镀层21。但是,存在电源端子的边缘和提供有检测部35的导电层中的任一者对另一者导致电磁效应的情况。在另一面,如果检测部35与电源端子所连接到的导电层分离以防止电磁效应,则变得难以精确地去除镀层21,因为基板的厚度依赖于层压条件而变化。因此,理想的是根据产品来决定其中设置有检测部35的导电层。 Here, the position of the conductive layer where the
注意,即使电子部件的电源端子(引脚)的长度比从表面到第一导电层4a的深度长,并且具有在将电子部件的电源端子(引脚)与例如导电层4a连接时达到导电层3c的长度,由工具30所穿的孔32具有比被镀通孔20的直径明显大的直径。因此,插入到镀层21中的电源端子将不与具有大直径的导电层3c接触,并且将不接近以施加电磁影响。另外,即使由于毛细现象,步骤5中的某个量的熔融焊料渗透到通孔20的镀层21与电源端子之间的窄间隙中,其不会到达具有大直径的孔32。另外,即使很小量的焊料达到大孔32的上端,该焊料将不会到达导电层3c,因为电源端子与大孔之间的间隙是大的并且毛细现象停止。 Note that even if the length of the power supply terminal (pin) of the electronic part is longer than the depth from the surface to the first
与导电层3c连接的检测通孔23被提供在本实施例中,使导电层 3c不需要例如通过钻来暴露,并且在测量工具30与导电层3c之间的电压时测量探头可以容易地加以设置。 The detection via 23 connected with the
注意,通过在用于安装多层电路板1的机加工台上提供用于自动定位要与检测通孔23(镀层24)接触的电压检测探头的装置,工作效率可进一步提高。 Note that work efficiency can be further improved by providing means for automatically positioning the voltage detection probe to be in contact with the detection through hole 23 (plating layer 24 ) on the machining table for mounting the multilayer circuit board 1 . the
另外,由于垫2ap1,2ap2以及5ap被提供在本实施例中,镀层21和24可以被稳定地形成。注意,垫2ap1,2ap2以及5ap可以不总被提供。另外,如果其上提供有检测部35的导电层3c例如通过暴露它而导电,则没有必要提供检测通孔23。 In addition, since the pads 2ap1, 2ap2, and 5ap are provided in this embodiment, the plating layers 21 and 24 can be stably formed. Note that pads 2ap1, 2ap2 and 5ap may not always be provided. In addition, if the
尽管已经通过示例的实施例描述了本发明,应当理解的是本领域技术人员可以在本发明的精神和范围内进行许多改变和替换。根据所附权利要求的限定,显而易见的是具有这样的修改的实施例也属于本发明的范围。 Although the invention has been described by way of example embodiments, it should be understood that those skilled in the art can make many changes and substitutions within the spirit and scope of the invention. It is evident that embodiments with such modifications also fall within the scope of the invention as defined in the appended claims. the
Claims (3)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004-359169 | 2004-12-10 | ||
| JP2004359169 | 2004-12-10 | ||
| JP2004359169A JP4611010B2 (en) | 2004-12-10 | 2004-12-10 | Multilayer circuit board manufacturing method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1791300A CN1791300A (en) | 2006-06-21 |
| CN1791300B true CN1791300B (en) | 2011-06-01 |
Family
ID=36584293
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2005101301562A Expired - Lifetime CN1791300B (en) | 2004-12-10 | 2005-12-12 | Multi-layered circuit board and manufacturing method of multi-layered circuit board |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US7488676B2 (en) |
| JP (1) | JP4611010B2 (en) |
| KR (1) | KR101148317B1 (en) |
| CN (1) | CN1791300B (en) |
| TW (1) | TWI372589B (en) |
Families Citing this family (34)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101123846B (en) * | 2006-08-09 | 2010-06-23 | 亿光电子工业股份有限公司 | Blind hole structure of printed circuit board and manufacturing method thereof |
| JP4901602B2 (en) | 2007-06-22 | 2012-03-21 | 日立ビアメカニクス株式会社 | Printed circuit board manufacturing method and printed circuit board |
| US20090188710A1 (en) * | 2008-01-30 | 2009-07-30 | Cisco Technology, Inc. | System and method for forming filled vias and plated through holes |
| CN101583250B (en) * | 2008-05-15 | 2011-04-13 | 华为技术有限公司 | Method for processing through hole of printed circuit board, printed circuit board and communication equipment |
| US8232115B2 (en) | 2009-09-25 | 2012-07-31 | International Business Machines Corporation | Test structure for determination of TSV depth |
| US9036365B2 (en) | 2009-10-20 | 2015-05-19 | Nec Corporation | Interconnection substrate design supporting device, method of designing interconnection substrate, program, and interconnection substrate |
| CN102548249B (en) * | 2010-12-13 | 2014-02-05 | 富葵精密组件(深圳)有限公司 | Manufacturing method of circuit boards |
| US8816218B2 (en) * | 2012-05-29 | 2014-08-26 | Zhuhai Advanced Chip Carriers & Electronic Substrate Solutions Technologies Co. Ltd. | Multilayer electronic structures with vias having different dimensions |
| CN103517581B (en) * | 2012-06-15 | 2016-08-03 | 深南电路有限公司 | A kind of multi-layer PCB board manufacture method and multi-layer PCB board |
| CN103796415B (en) * | 2012-10-31 | 2017-02-08 | 碁鼎科技秦皇岛有限公司 | Multilayer circuit board and method for manufacturing same |
| CN104227060A (en) * | 2013-06-21 | 2014-12-24 | 北大方正集团有限公司 | Drilling method and drilling machine |
| CN104470203A (en) * | 2013-09-25 | 2015-03-25 | 深南电路有限公司 | HDI circuit board and interlayer interconnection structure and machining method thereof |
| KR101492192B1 (en) * | 2013-10-07 | 2015-02-10 | (주)에이티씨 | Multi-Layer Printed Circuit Board And Its Manufacturing Method |
| US9341670B2 (en) | 2014-05-20 | 2016-05-17 | International Business Machines Corporation | Residual material detection in backdrilled stubs |
| US9354270B2 (en) * | 2014-06-13 | 2016-05-31 | Oracle International Corporation | Step drill test structure of layer depth sensing on printed circuit board |
| JP6383252B2 (en) * | 2014-10-30 | 2018-08-29 | ルネサスエレクトロニクス株式会社 | Electronic device and manufacturing method thereof |
| US9967984B1 (en) | 2015-01-14 | 2018-05-08 | Vlt, Inc. | Power adapter packaging |
| US10264664B1 (en) | 2015-06-04 | 2019-04-16 | Vlt, Inc. | Method of electrically interconnecting circuit assemblies |
| TWI578416B (en) * | 2015-09-18 | 2017-04-11 | 旭德科技股份有限公司 | Package carrier board and manufacturing method thereof |
| CN105472892A (en) * | 2015-12-30 | 2016-04-06 | 东莞生益电子有限公司 | A method of manufacturing a circuit board |
| JPWO2017149966A1 (en) * | 2016-03-04 | 2018-07-19 | アルプス電気株式会社 | Electronic circuit module and test method for electronic circuit module |
| US10158357B1 (en) | 2016-04-05 | 2018-12-18 | Vlt, Inc. | Method and apparatus for delivering power to semiconductors |
| US10785871B1 (en) | 2018-12-12 | 2020-09-22 | Vlt, Inc. | Panel molded electronic assemblies with integral terminals |
| US10903734B1 (en) | 2016-04-05 | 2021-01-26 | Vicor Corporation | Delivering power to semiconductor loads |
| US11336167B1 (en) | 2016-04-05 | 2022-05-17 | Vicor Corporation | Delivering power to semiconductor loads |
| US9872399B1 (en) * | 2016-07-22 | 2018-01-16 | International Business Machines Corporation | Implementing backdrilling elimination utilizing anti-electroplate coating |
| CN110291690B (en) * | 2016-12-19 | 2020-12-01 | Abb瑞士股份有限公司 | Multiphase busbar for conducting electrical energy and method of making the same |
| WO2018221976A1 (en) * | 2017-05-31 | 2018-12-06 | (주)피코팩 | Oral sensor manufacturing method using build-up multilayer printed circuit board, and intra-oral sensor manufactured therefrom |
| DE102018217349A1 (en) * | 2018-10-10 | 2020-04-16 | Conti Temic Microelectronic Gmbh | Circuit board |
| US11997800B2 (en) * | 2019-11-06 | 2024-05-28 | Ttm Technologies, Inc. | Systems and methods for removing undesired metal within vias from printed circuit boards |
| CN113727518B (en) * | 2020-05-26 | 2023-04-18 | 深圳市大族数控科技股份有限公司 | Printed circuit prefabricated board, back drilling method and printed circuit board |
| CN112140229B (en) * | 2020-09-28 | 2021-06-18 | 广东鼎泰高科技术股份有限公司 | Back drilling tool and preparation method thereof |
| CN113840479B (en) * | 2021-11-29 | 2022-02-11 | 深圳市大族数控科技股份有限公司 | Back drilling depth determination method, back drilling method and drilling system |
| TWI808859B (en) * | 2022-02-15 | 2023-07-11 | 欣興電子股份有限公司 | Circuit board structure |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1478626A (en) * | 2002-07-29 | 2004-03-03 | 日立比亚机械股份有限公司 | Multilayer circuit board, detector for measurement, positioning hole processing device and method thereof |
| CN1852784A (en) * | 2003-09-19 | 2006-10-25 | 通道系统集团公司 | Closed Back Drilling System |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH054105A (en) * | 1991-06-25 | 1993-01-14 | Fujitsu Ltd | Working of hole on printed circuit board |
| JPH0715147A (en) * | 1993-06-24 | 1995-01-17 | Nec Corp | Method and device for forming blind hole of multilayer wiring board |
| JP3034180B2 (en) * | 1994-04-28 | 2000-04-17 | 富士通株式会社 | Semiconductor device, method of manufacturing the same, and substrate |
| JP2609825B2 (en) * | 1994-10-31 | 1997-05-14 | 日本電気株式会社 | Method for manufacturing multilayer wiring board |
| JPH1022643A (en) * | 1996-07-01 | 1998-01-23 | Nippon Avionics Co Ltd | Printed wiring board with cavity, method for manufacturing the same, and manufacturing apparatus |
| JP4184575B2 (en) | 2000-05-31 | 2008-11-19 | 日立ビアメカニクス株式会社 | Workpiece machining method, tool breakage detection method, and machining apparatus |
| US6562709B1 (en) * | 2000-08-22 | 2003-05-13 | Charles W. C. Lin | Semiconductor chip assembly with simultaneously electroplated contact terminal and connection joint |
| JP3797205B2 (en) * | 2001-11-19 | 2006-07-12 | 日本電気株式会社 | Multilayer wiring board and manufacturing method thereof |
| JP3527229B2 (en) * | 2002-05-20 | 2004-05-17 | 沖電気工業株式会社 | Semiconductor device, method of mounting semiconductor device, and method of repairing semiconductor device |
-
2004
- 2004-12-10 JP JP2004359169A patent/JP4611010B2/en not_active Expired - Lifetime
-
2005
- 2005-12-08 TW TW094143348A patent/TWI372589B/en active
- 2005-12-09 KR KR1020050120326A patent/KR101148317B1/en not_active Expired - Lifetime
- 2005-12-09 US US11/297,358 patent/US7488676B2/en not_active Expired - Lifetime
- 2005-12-12 CN CN2005101301562A patent/CN1791300B/en not_active Expired - Lifetime
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1478626A (en) * | 2002-07-29 | 2004-03-03 | 日立比亚机械股份有限公司 | Multilayer circuit board, detector for measurement, positioning hole processing device and method thereof |
| CN1852784A (en) * | 2003-09-19 | 2006-10-25 | 通道系统集团公司 | Closed Back Drilling System |
Also Published As
| Publication number | Publication date |
|---|---|
| JP4611010B2 (en) | 2011-01-12 |
| US20060127652A1 (en) | 2006-06-15 |
| TWI372589B (en) | 2012-09-11 |
| KR20060065539A (en) | 2006-06-14 |
| KR101148317B1 (en) | 2012-05-21 |
| US7488676B2 (en) | 2009-02-10 |
| CN1791300A (en) | 2006-06-21 |
| JP2006173146A (en) | 2006-06-29 |
| TW200635469A (en) | 2006-10-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1791300B (en) | Multi-layered circuit board and manufacturing method of multi-layered circuit board | |
| JP2006173146A5 (en) | ||
| TWI399137B (en) | Manufacture of thin wiring boards | |
| JP6116955B2 (en) | Multi-layer printed wiring board back drilling method, drill therefor and board drilling device | |
| CN104883807B (en) | Embedded board and its manufacturing method | |
| US20060138638A1 (en) | Substrate for semiconductor devices and semiconductor device | |
| JP2001053447A (en) | Component built-in multilayer wiring board and method of manufacturing the same | |
| JP4046058B2 (en) | Multilayer printed wiring board, stub counterboring device and method thereof | |
| KR101726714B1 (en) | Boring method for printed substrate | |
| JP5065671B2 (en) | Inspection method of printed wiring board | |
| JP5550977B2 (en) | Method for drilling printed circuit boards | |
| US20160086879A1 (en) | Package substrate and method of fabricating the same | |
| JP2008060208A (en) | Multilayer wiring board and probe card using the same | |
| US8390308B2 (en) | Testbed for testing electronic circuits and components | |
| JP4117390B2 (en) | Manufacturing method of multilayer printed wiring board with cavity | |
| CA2656317C (en) | Testbed for testing electronic circuits and components | |
| HK1087584A (en) | Multi-layered circuit board and method for fabricating the same | |
| CN120786808B (en) | A circuit board and its back drilling method | |
| JP2570174B2 (en) | Multilayer printed wiring board | |
| JPH0661604A (en) | Printed wiring board | |
| JP2009283836A (en) | Multilayer wiring board and its manufacturing method | |
| HK1136040B (en) | Testbed for testing electronic circuits and components | |
| JPH04354348A (en) | Insulating film for inspection of semiconductor element and inspection device and inspection method | |
| JP2002076635A (en) | Manufacturing method of multilayer printed-wiring board | |
| JP2009277812A (en) | Component mounting structure of printed circuit board |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| REG | Reference to a national code |
Ref country code: HK Ref legal event code: DE Ref document number: 1087584 Country of ref document: HK |
|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| REG | Reference to a national code |
Ref country code: HK Ref legal event code: WD Ref document number: 1087584 Country of ref document: HK |
|
| ASS | Succession or assignment of patent right |
Owner name: VIA MECHANICS LTD. Free format text: FORMER OWNER: HITACHI BIA MACINE CO., LTD. Effective date: 20140226 |
|
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20140226 Address after: Kanagawa Patentee after: Via Mechanics, Ltd. Address before: Kanagawa Patentee before: HITACHI VIA MECHANICS, Ltd. |
|
| CX01 | Expiry of patent term |
Granted publication date: 20110601 |
|
| CX01 | Expiry of patent term |