CN1770632B - 最小化pll内由低通滤波器电容泄漏引起的抖动的设备和方法 - Google Patents
最小化pll内由低通滤波器电容泄漏引起的抖动的设备和方法 Download PDFInfo
- Publication number
- CN1770632B CN1770632B CN2005101173761A CN200510117376A CN1770632B CN 1770632 B CN1770632 B CN 1770632B CN 2005101173761 A CN2005101173761 A CN 2005101173761A CN 200510117376 A CN200510117376 A CN 200510117376A CN 1770632 B CN1770632 B CN 1770632B
- Authority
- CN
- China
- Prior art keywords
- filter
- illusory
- low pass
- pass filter
- unity gain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
- H03L7/0893—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump the up-down pulses controlling at least two source current generators or at least two sink current generators connected to different points in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/095—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a lock detector
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
Claims (15)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/981,155 | 2004-11-04 | ||
| US10/981,155 US7132896B2 (en) | 2004-11-04 | 2004-11-04 | Circuit for minimizing filter capacitance leakage induced jitter in phase locked loops (PPLs) |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1770632A CN1770632A (zh) | 2006-05-10 |
| CN1770632B true CN1770632B (zh) | 2010-05-05 |
Family
ID=36261129
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2005101173761A Expired - Lifetime CN1770632B (zh) | 2004-11-04 | 2005-11-03 | 最小化pll内由低通滤波器电容泄漏引起的抖动的设备和方法 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US7132896B2 (zh) |
| CN (1) | CN1770632B (zh) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1897221B1 (en) * | 2005-06-21 | 2012-02-15 | Nxp B.V. | Phase-locked loop systems using adaptive low-pass filters in switched bandwidth feedback loops |
| JP2007189404A (ja) * | 2006-01-12 | 2007-07-26 | Toshiba Corp | 半導体装置 |
| US20080157879A1 (en) * | 2006-12-28 | 2008-07-03 | Dmitry Petrov | Decreasing frequency synthesizer lock time for a phase locked loop |
| US8164369B2 (en) * | 2008-11-12 | 2012-04-24 | Qualcomm Incorporated | Techniques for minimizing control voltage noise due to charge pump leakage in phase locked loop circuits |
| CN102006058B (zh) * | 2009-08-31 | 2012-08-29 | 安凯(广州)微电子技术有限公司 | 一种锁相环泄漏电流补偿电路及锁相环电路 |
| US10027333B2 (en) * | 2016-11-18 | 2018-07-17 | Stmicroelectronics International N.V. | Phase locked loops having decoupled integral and proportional paths |
| CN106961273B (zh) * | 2017-04-12 | 2020-05-26 | 西安电子科技大学 | 基于稳态防漏电保护和电流沉控制技术的电荷泵电路 |
| US11043263B1 (en) * | 2019-11-14 | 2021-06-22 | Xilinx, Inc. | Low offset and enhanced write margin for stacked fabric dies |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5461344A (en) * | 1992-11-10 | 1995-10-24 | Mitsubishi Denki Kabushiki Kaisha | Phase lock loop frequency synthesizer |
| CN1200207A (zh) * | 1995-10-20 | 1998-11-25 | 艾利森电话股份有限公司 | 锁相环 |
| US6538518B1 (en) * | 2000-12-26 | 2003-03-25 | Juniper Networks, Inc. | Multi-loop phase lock loop for controlling jitter in a high frequency redundant system |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6963232B2 (en) * | 2003-08-11 | 2005-11-08 | Rambus, Inc. | Compensator for leakage through loop filter capacitors in phase-locked loops |
-
2004
- 2004-11-04 US US10/981,155 patent/US7132896B2/en not_active Expired - Lifetime
-
2005
- 2005-11-03 CN CN2005101173761A patent/CN1770632B/zh not_active Expired - Lifetime
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5461344A (en) * | 1992-11-10 | 1995-10-24 | Mitsubishi Denki Kabushiki Kaisha | Phase lock loop frequency synthesizer |
| CN1200207A (zh) * | 1995-10-20 | 1998-11-25 | 艾利森电话股份有限公司 | 锁相环 |
| US6538518B1 (en) * | 2000-12-26 | 2003-03-25 | Juniper Networks, Inc. | Multi-loop phase lock loop for controlling jitter in a high frequency redundant system |
Also Published As
| Publication number | Publication date |
|---|---|
| US20060091965A1 (en) | 2006-05-04 |
| US7132896B2 (en) | 2006-11-07 |
| CN1770632A (zh) | 2006-05-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100530970C (zh) | 延迟锁定环电路 | |
| Lad Kirankumar et al. | A dead-zone-free zero blind-zone high-speed phase frequency detector for charge-pump PLL | |
| US7176763B2 (en) | Phase-locked loop integrated circuits having fast phase locking characteristics | |
| CN103684436B (zh) | 锁相环电路和使用锁相环来生成时钟信号的方法 | |
| Zhang et al. | A fast switching PLL frequency synthesizer with an on-chip passive discrete-time loop filter in 0.25-μm CMOS | |
| US6150889A (en) | Circuit and method for minimizing recovery time | |
| CN106169933A (zh) | 用于锁相环的电荷泵电路 | |
| CN1770632B (zh) | 最小化pll内由低通滤波器电容泄漏引起的抖动的设备和方法 | |
| US7176731B2 (en) | Variation tolerant charge leakage correction circuit for phase locked loops | |
| Majeed et al. | Analysis and design of low power nonlinear PFD architectures for a fast locking PLL | |
| US7733137B2 (en) | Design structures including multiple reference frequency fractional-N PLL (phase locked loop) | |
| US6972604B2 (en) | Circuit for compensating LPF capacitor charge leakage in phase locked loop systems | |
| CN114244350A (zh) | 加速充电帮浦及锁相回路以及其操作方法 | |
| US7659785B2 (en) | Voltage controlled oscillator and PLL having the same | |
| US6980038B2 (en) | Circuit for compensating charge leakage in a low pass filter capacitor of PLL systems | |
| Dhoble et al. | A review paper on design of positive edge triggered D flip-flop using VLSI technology | |
| Ahsan et al. | Design and Performance Analysis of A Low Power, Low Noise 1.6 GHz Charge Pump Integer-N PLL in Different PVT Corners | |
| Pradhan et al. | Design of pass transistor based phase frequency detector for fast frequency acquisition phase locked loop | |
| Ghasemian et al. | implement of two new high-speed low-power PFDs with low blind zone and dead zone in 65nm CMOS technology | |
| Kim et al. | Clock and data recovery circuit with two exclusive-OR phase frequency detector | |
| Thool et al. | A Review on Design and Analysis of Low Power PLL for Digital Applications and Multiple Clocking Circuits | |
| Patel et al. | Design and Analysis of Phase Locked Loop and Performance Parameters | |
| CN101521508A (zh) | 多回路锁相回路装置 | |
| Dulari et al. | Design and Imple-mentation of Alias-Locked Loop in 90nm Technology for RF Applications | |
| Kim et al. | An unlimited lock range DLL for clock generator |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20171106 Address after: Grand Cayman, Cayman Islands Patentee after: GLOBALFOUNDRIES INC. Address before: American New York Patentee before: Core USA second LLC Effective date of registration: 20171106 Address after: American New York Patentee after: Core USA second LLC Address before: American New York Patentee before: International Business Machines Corp. |
|
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20230802 Address after: Taiwan, Hsinchu, China Patentee after: Taiwan Semiconductor Manufacturing Co.,Ltd. Address before: Grand Cayman, Cayman Islands Patentee before: GLOBALFOUNDRIES INC. |
|
| CX01 | Expiry of patent term | ||
| CX01 | Expiry of patent term |
Granted publication date: 20100505 |