CN1631764A - Electrochemical deep etching method and device thereof - Google Patents
Electrochemical deep etching method and device thereof Download PDFInfo
- Publication number
- CN1631764A CN1631764A CN 200410099139 CN200410099139A CN1631764A CN 1631764 A CN1631764 A CN 1631764A CN 200410099139 CN200410099139 CN 200410099139 CN 200410099139 A CN200410099139 A CN 200410099139A CN 1631764 A CN1631764 A CN 1631764A
- Authority
- CN
- China
- Prior art keywords
- deep etching
- electrochemical
- etching
- magnetic field
- silicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000005530 etching Methods 0.000 title claims abstract description 60
- 238000000034 method Methods 0.000 title claims abstract description 46
- 238000005260 corrosion Methods 0.000 claims description 15
- 230000007797 corrosion Effects 0.000 claims description 15
- 230000003647 oxidation Effects 0.000 claims description 7
- 238000007254 oxidation reaction Methods 0.000 claims description 7
- 238000003491 array Methods 0.000 claims description 5
- 238000003487 electrochemical reaction Methods 0.000 claims description 5
- 238000000137 annealing Methods 0.000 claims description 4
- 238000001039 wet etching Methods 0.000 claims 2
- NINIDFKCEFEMDL-UHFFFAOYSA-N Sulfur Chemical compound [S] NINIDFKCEFEMDL-UHFFFAOYSA-N 0.000 claims 1
- 238000000926 separation method Methods 0.000 claims 1
- 230000000694 effects Effects 0.000 abstract description 5
- 238000004377 microelectronic Methods 0.000 abstract description 2
- 239000002245 particle Substances 0.000 abstract description 2
- 230000005518 electrochemistry Effects 0.000 abstract 3
- 238000007743 anodising Methods 0.000 abstract 1
- 239000013078 crystal Substances 0.000 abstract 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 35
- 229910052710 silicon Inorganic materials 0.000 description 35
- 239000010703 silicon Substances 0.000 description 35
- 238000004519 manufacturing process Methods 0.000 description 11
- 235000012431 wafers Nutrition 0.000 description 11
- 238000005516 engineering process Methods 0.000 description 7
- 239000000463 material Substances 0.000 description 7
- 239000000523 sample Substances 0.000 description 7
- 239000003990 capacitor Substances 0.000 description 6
- 230000003628 erosive effect Effects 0.000 description 6
- 238000000206 photolithography Methods 0.000 description 6
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 6
- 238000006243 chemical reaction Methods 0.000 description 5
- 238000000708 deep reactive-ion etching Methods 0.000 description 5
- 238000001020 plasma etching Methods 0.000 description 5
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- 239000002090 nanochannel Substances 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 239000000969 carrier Substances 0.000 description 3
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 3
- 229910010271 silicon carbide Inorganic materials 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- 230000001133 acceleration Effects 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- 239000003292 glue Substances 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 230000006698 induction Effects 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 239000004038 photonic crystal Substances 0.000 description 2
- 239000011148 porous material Substances 0.000 description 2
- 229910021426 porous silicon Inorganic materials 0.000 description 2
- 229910000599 Cr alloy Inorganic materials 0.000 description 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- 230000033228 biological regulation Effects 0.000 description 1
- 239000003153 chemical reaction reagent Substances 0.000 description 1
- 239000000788 chromium alloy Substances 0.000 description 1
- RZVXOCDCIIFGGH-UHFFFAOYSA-N chromium gold Chemical compound [Cr].[Au] RZVXOCDCIIFGGH-UHFFFAOYSA-N 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000006056 electrooxidation reaction Methods 0.000 description 1
- 239000012530 fluid Substances 0.000 description 1
- 238000005286 illumination Methods 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 1
- 230000009993 protective function Effects 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000009827 uniform distribution Methods 0.000 description 1
Images
Landscapes
- Weting (AREA)
- Micromachines (AREA)
Abstract
Description
技术领域Technical field
本发明涉及一种微机电系统器件的制作方法,尤其是电化学深刻蚀方法,还涉及电化学深刻蚀方法的装置,属于微电子以及微机电系统技术领域。The invention relates to a manufacturing method of a microelectromechanical system device, in particular to an electrochemical deep etching method and a device for the electrochemical deep etching method, belonging to the technical fields of microelectronics and microelectromechanical systems.
背景技术 Background technique
在微机电系统(以下统称为“MEMS”)中,硅的深刻蚀技术具有重要的意义。通常可以通过硅的深刻蚀制作诸如陀螺,加速度传感器,压力传感器等力学量的传感器,也可以利用深刻蚀技术制作可用于射频微机电系统穿孔互连的深孔或沟槽,或用于制作微流体结构。In microelectromechanical systems (collectively referred to as "MEMS" hereinafter), the deep etching technology of silicon is of great significance. Usually, sensors of mechanical quantities such as gyroscopes, acceleration sensors, and pressure sensors can be made by deep etching of silicon, and deep holes or trenches that can be used for through-hole interconnection of RF MEMS can also be made by using deep etching technology, or used to make micro-electromechanical systems. fluid structure.
目前,进行硅的深刻蚀的主要方法为深反应离子刻蚀方法,又称等离子体耦合反应离子刻蚀。对硅进行深刻蚀是目前集成电路以及微机电系统领域的一项关键技术之一。深反应离子刻蚀方法由于掩膜层的特性以及横向侵蚀等因素的限制,深宽比要想突破50是非常困难。这就是说,想在硅片上刻蚀阱宽为2微米,深100微米的结构,采用深反应离子刻蚀方法几乎是办不到的。同时,深反应离子刻蚀设备非常昂贵,其维护和使用的费用也非常高。这使得一些MEMS器件的制作受到了限制。At present, the main method for deep etching of silicon is deep reactive ion etching, also known as plasma coupled reactive ion etching. Deep etching of silicon is one of the key technologies in the field of integrated circuits and micro-electromechanical systems. Due to the limitations of the characteristics of the mask layer and lateral erosion in the deep reactive ion etching method, it is very difficult for the aspect ratio to break through 50. That is to say, if you want to etch a structure with a well width of 2 microns and a depth of 100 microns on a silicon wafer, it is almost impossible to use deep reactive ion etching. At the same time, deep reactive ion etching equipment is very expensive, and its maintenance and use costs are also very high. This limits the fabrication of some MEMS devices.
近年来,在多孔硅工艺的基础上,人们发展出一种宏多孔硅技术。它的工作原理是利用多孔硅的阳极氧化主要由空穴参与这一特点,利用MEMS工艺,通过掩膜,定义阱或孔的位置,利用硅的各向异性腐蚀,形成倒金字塔形凹坑,由于尖端放电的原因,凹坑的底部是空穴密度最高的地方,因而也是腐蚀最容易发生的地方,空穴可以利用光照或电注入等手段产生。通过该方法可以达到控制孔沿衬底的定向腐蚀。可以达到很高的深宽比,该方法已经被用来制作微观有序排列的光子晶体结构并且被用来研究进行陀螺等结构的制作。然而,由于电化学腐蚀与电流的微观分布密切相关,设计图形的均匀分布往往是导致刻蚀能否顺利进行的关键,当设计图形分布比较密集,即图形之间的间距小于图形本身尺寸,并且均匀分布时,例如光子晶体,这时对掩膜材料的要求并不高,甚至不用掩膜材料也可以成功刻蚀。但是,大多数情况下,制作器件往往只需要在特定的位置实施深刻蚀并且希望刻蚀的过程按照设计的要求进行,这要求掩膜材料在刻蚀过程中能够对下面的硅能够有效保护。选择掩膜材料,主要依据其在刻蚀过程中被腐蚀速率比硅本身要低得多,即在刻蚀完成前,其保护功能不至于丧失。一般地,可以选用SiN,SiC以及部分金属合金作为掩膜层。In recent years, on the basis of porous silicon technology, people have developed a macroporous silicon technology. Its working principle is to take advantage of the fact that holes are mainly involved in the anodic oxidation of porous silicon, use the MEMS process to define the position of the well or hole through the mask, and use the anisotropic etching of silicon to form inverted pyramid-shaped pits. Due to the tip discharge, the bottom of the pit is the place with the highest hole density, so it is also the place where corrosion is most likely to occur. The holes can be generated by means of light or electrical injection. By this method, the directional etching of the controlled hole along the substrate can be achieved. It can reach a very high aspect ratio, and this method has been used to make photonic crystal structures arranged in microscopic order and has been used to study the fabrication of gyroscopes and other structures. However, because electrochemical corrosion is closely related to the microscopic distribution of current, the uniform distribution of design patterns is often the key to the smooth progress of etching. When the distribution of design patterns is dense, that is, the distance between patterns is smaller than the size of the pattern itself, and When uniformly distributed, such as photonic crystals, the requirements for mask materials are not high at this time, and it can be successfully etched even without mask materials. However, in most cases, the fabrication of devices often only requires deep etching at a specific position and it is hoped that the etching process will be carried out according to the design requirements, which requires that the mask material can effectively protect the underlying silicon during the etching process. The choice of mask material is mainly based on the fact that its corrosion rate during the etching process is much lower than that of silicon itself, that is, its protective function will not be lost before the etching is completed. Generally, SiN, SiC and some metal alloys can be selected as the mask layer.
此外,直接采用阳极氧化方法只能获得单个孔径小于5微米的孔或沟槽结构,而且,由于载流子的散射,在电流密度较大时,在阳极氧化过程中存在横向侵蚀,以及在一些结构的边缘出现坍塌等等现象。致使利用该方法替代深反应离子刻蚀制作微传感器出现问题。本发明通过对设计及工艺流程的修正解决了上述问题,并可以利用这种湿法深刻蚀技术制作精密陀螺、加速度传感器、微流体通道及微纳米喷头、以及场发射及扫描探针阵列。In addition, the direct anodic oxidation method can only obtain a pore or groove structure with a single pore size less than 5 microns, and, due to the scattering of carriers, there is lateral erosion during the anodic oxidation process when the current density is high, and in some The edge of the structure collapses and so on. As a result, there are problems in making microsensors by using this method instead of deep reactive ion etching. The present invention solves the above-mentioned problems by modifying the design and process flow, and can use this wet deep etching technology to manufacture precision gyroscopes, acceleration sensors, microfluidic channels, micro-nano nozzles, and field emission and scanning probe arrays.
发明内容Contents of the invention
本发明的目的在于提供一种能达到很高深宽比的、成本低廉的电化学深刻蚀方法,并提供该电化学深刻蚀方法的装置。The object of the present invention is to provide a low-cost electrochemical deep etching method capable of achieving a very high aspect ratio, and provide a device for the electrochemical deep etching method.
本发明是通过以下技术途径来实现本发明的目的的。The present invention realizes the object of the present invention through the following technical approaches.
本发明所述的电化学深刻蚀方法为,对样品背面进行同型离子注入并退火激活、在正面淀积掩模层、通过光刻刻蚀掩膜层打开腐蚀窗口、利用各向异性腐蚀液形成倒金字塔结构,再放进电化学反应槽中进行阳极氧化,腐蚀过程采用了恒定光照、输入电压随腐蚀电流自动调整与恒定输入电压,光照随腐蚀电流自动调整两种模式,腐蚀电流密度控制在0.1~20mA/cm2,其特征在于:腐蚀系统置于磁感应强度为0.01T~2T之间的磁场中进行,磁场的方向为与样品表面垂直。由于在电化学深刻蚀过程中增加了磁场的作用,从而限制横向电流,克服了在阳极氧化过程中存在横向侵蚀,以及在一些结构的边缘出现坍塌等现象。The electrochemical deep etching method described in the present invention is to carry out homogeneous ion implantation and annealing activation on the back of the sample, deposit a mask layer on the front surface, open the etching window by photolithography and etching the mask layer, and use anisotropic etching solution to form The inverted pyramid structure is put into the electrochemical reaction tank for anodic oxidation. The corrosion process adopts two modes: constant light, automatic adjustment of input voltage with corrosion current and constant input voltage, automatic adjustment of light with corrosion current. The corrosion current density is controlled at 0.1-20mA/cm 2 , characterized in that the corrosion system is placed in a magnetic field with a magnetic induction intensity between 0.01T-2T, and the direction of the magnetic field is perpendicular to the surface of the sample. Due to the increase of the effect of the magnetic field in the electrochemical deep etching process, the lateral current is limited, and the phenomenon of lateral erosion in the anodic oxidation process and collapse at the edge of some structures is overcome.
本发明的电化学深刻蚀方法如果不加磁场,而加上温度控制装置,使得反应温度控制在-10℃~15℃的范围之间,降低了散流子的晶格散射几率,也可以取得很好的效果。当然也可以计加上磁场也在低温下进行,此时效果更佳。If the electrochemical deep etching method of the present invention does not add a magnetic field, but adds a temperature control device, the reaction temperature is controlled within the range of -10°C to 15°C, which reduces the lattice scattering probability of stray particles, and can also achieve effective. Of course, the addition of a magnetic field can also be carried out at a low temperature, and the effect is better at this time.
本发明所述的电化学深刻蚀方法进行小结构的设计时,腐蚀窗口的形状为宽度为0.1μm~3μm的矩形或线条。When the electrochemical deep etching method described in the present invention is used to design small structures, the shape of the etching window is a rectangle or a line with a width of 0.1 μm to 3 μm.
本发明所述的电化学深刻蚀方法进行大结构的设计时,但其制作途径是将大结构分解为小结构紧密排列的阵列,这些阵列在经过本发明所述的电化学深刻蚀后就会形成微米或纳米尺度的深孔或者尖端的阵列。再采用施加脉冲电流等方法使小结构之间得隔离层脱落,从而使小结构合并为所需要得大结构。When the electrochemical deep etching method described in the present invention is used to design large structures, the way to make them is to decompose the large structures into arrays of small structures that are closely arranged. Arrays of deep wells or tips on the micro or nano scale are formed. Then use methods such as applying pulse current to make the isolation layer between the small structures fall off, so that the small structures can be merged into the required large structures.
本发明建议采用抗HF的薄膜材料作为掩膜层如氮化硅、碳化硅以及一些合金,有报道说,只要在硅表面存在尖端结构,就可以实现硅的深刻蚀,对于一些密集阵列的制作是可以的,但是对于以孤立结构为主的器件制作而言,孤立区域的刻蚀需要对邻近的其他区域有足够的保护。The present invention proposes to adopt anti-HF thin film material as mask layer such as silicon nitride, silicon carbide and some alloys. It is reported that as long as there is a sharp structure on the silicon surface, deep etching of silicon can be realized. For the production of some dense arrays It is possible, but for device fabrication mainly based on isolated structures, the etching of the isolated area needs to have sufficient protection for other adjacent areas.
本发明所述的电化学深刻蚀方法的装置包括阴极1、阳极2、电化学反应槽3,系统控制装置4,可调光源(用于产生空穴等少数载流子)5,磁场发生装置6,待刻蚀样品7。电极1和电极2分别与系统控制装置4的正负极相连接,可调光源5也与系统控制装置4相连接。The device of the electrochemical deep etching method of the present invention comprises cathode 1,
本发明所述的电化学深刻蚀方法的装置还可以装备一个温度控制装置,以控制环境温度达到所需要的温度,使反应的环境温度控制在-10℃~15℃之间。The device of the electrochemical deep etching method of the present invention can also be equipped with a temperature control device to control the ambient temperature to the required temperature, so that the reaction ambient temperature can be controlled between -10°C and 15°C.
腐蚀所用的阴极是由耐氢氟酸腐蚀的金属或硅构成,通常采用的材料为铂金丝。与阳极硅表面形成类似一种电容的结构,硅片的背面与电源的阳极相连接。进行腐蚀的硅片需要在背面形成一层低阻层以控制电流的均匀性,这种低阻层可以通过离子注入的方法获得,在此基础上,可以淀积金属铝,然后利用光刻制作出窗口结构以便光照需要。这样可以提高整个晶片背面的接触性能。The cathode used for corrosion is made of metal or silicon resistant to hydrofluoric acid corrosion, and the material usually used is platinum wire. A structure similar to a capacitor is formed on the silicon surface of the anode, and the back of the silicon chip is connected to the anode of the power supply. The corroded silicon wafer needs to form a low-resistance layer on the back to control the uniformity of the current. This low-resistance layer can be obtained by ion implantation. On this basis, metal aluminum can be deposited and then fabricated by photolithography. Out of the window structure for lighting needs. This improves contact performance across the back of the wafer.
本发明提供的电化学深刻蚀可以在磁场环境中进行的,由于磁场的作用可以限制载流子的横向电流,从而减轻了横向侵蚀,边缘坍塌现象也得到控制,而正因为横向侵蚀和边远坍塌现象得到避免,因此才可能将此刻蚀技术用于制作孤立结构。The electrochemical deep etching provided by the present invention can be carried out in a magnetic field environment. Due to the effect of the magnetic field, the lateral current of carriers can be limited, thereby reducing lateral erosion and edge collapse phenomenon is also controlled, and because of lateral erosion and remote collapse phenomenon is avoided, so it is possible to use this etching technique for the fabrication of isolated structures.
另外,传统的N-型硅电化学刻蚀是在光照情况下通过调节光强实现电流的恒定,本发明提供了采用电压调节方式进行电流的恒定控制,这样可以获得非常锐细的微孔或槽结构。并可以解决边缘效应问题。In addition, the traditional N-type silicon electrochemical etching realizes the constant current by adjusting the light intensity under the condition of light. The present invention provides constant control of the current by voltage regulation, so that very fine micropores or Groove structure. And can solve the edge effect problem.
本发明所提供的装置的绝大部分部件均较为便宜,所以整套装置价格便宜,电化学深刻蚀过程所使用的化学试剂量极少,不仅运行成本低,并且不会对周围环境发生破坏。Most of the components of the device provided by the present invention are relatively cheap, so the price of the whole device is cheap, and the amount of chemical reagents used in the electrochemical deep etching process is very small, not only the operating cost is low, but also the surrounding environment will not be damaged.
附图说明Description of drawings
图1:电化学深刻蚀装置图Figure 1: Diagram of electrochemical deep etching device
具体实施例Specific embodiments
下面结合具体的微机电系统器件的制作方法,并联系本发明所提供的装置,对本发明进行清楚、完整的说明:Below in conjunction with the manufacturing method of specific MEMS device, and contact the device provided by the present invention, the present invention is clearly and completely explained:
实施例1:硅精密叉指电容的制作Example 1: Fabrication of Silicon Precision Interdigital Capacitors
硅叉指电容是硅惯性陀螺的重要组成部分,采用高深宽比的深刻蚀技术将可以缩短叉指间距,增大有效电容,提高分辨率。这里给出一种采用电化学深刻蚀方法制作这种叉指电容,器件的版图设计需考虑叉指电容的尺寸,如间距大于2微米建议采用由小结构组合的方法,本实施例,间距为1微米,其工艺步骤如下:Silicon interdigitated capacitors are an important part of silicon inertial gyroscopes. Using high aspect ratio deep etching technology can shorten interdigital spacing, increase effective capacitance, and improve resolution. Here is an electrochemical deep etching method to make this kind of interdigitated capacitor. The layout design of the device needs to consider the size of the interdigitated capacitor. If the spacing is greater than 2 microns, it is recommended to use a method of combining small structures. In this embodiment, the spacing is 1 micron, the process steps are as follows:
本实施例采用的样品为硅片,硅片为n-型<100>硅片,其电阻率为1-5Ω·cm。The sample used in this embodiment is a silicon wafer, and the silicon wafer is an n-type <100> silicon wafer with a resistivity of 1-5Ω·cm.
1、首先采用As离子注入背面,剂量为5×1015/cm2,能量可选择150keV,然后在1000℃温度下,在氮气中退火激活。1. First, As ions are used to implant the back surface, the dose is 5×10 15 /cm 2 , and the energy can be selected as 150keV, and then annealed and activated in nitrogen at a temperature of 1000°C.
2、在硅片上淀积低应力氮化硅,厚度为500nm。2. Deposit low-stress silicon nitride on the silicon wafer with a thickness of 500nm.
3、在硅片的正面涂胶,光刻,采用反应离子刻蚀刻掉SiN,在85C,25wt%四甲基氢氧化铵中腐蚀1~2分钟。3. Coating glue on the front side of the silicon wafer, photolithography, using reactive ion etching to etch away the SiN, and etching in 85C, 25wt% tetramethylammonium hydroxide for 1 to 2 minutes.
4、背面光刻,打开宽度为1微米的腐蚀窗口,并采用反应离子刻蚀将背面窗口的SiN刻掉。4. Reverse photolithography, open an etching window with a width of 1 micron, and use reactive ion etching to etch away the SiN on the back window.
5、在本发明所提供的电化学深刻蚀装置中进行电化学深刻蚀反应,反应时腐蚀电流为10mA/cm2,采用恒定输入电压模式,利用调节背面的光照控制电流,反应温度为0℃,磁感应强度为0.2T。5. The electrochemical deep etching reaction is carried out in the electrochemical deep etching device provided by the present invention, the corrosion current is 10mA/cm 2 during the reaction, the constant input voltage mode is adopted, the current is controlled by adjusting the light on the back, and the reaction temperature is 0°C , The magnetic induction is 0.2T.
6、对表面进行氧化处理,进行表面保护。6. Oxidize the surface for surface protection.
7、从背面窗口刻蚀硅直到达到腐蚀的孔为止,去除SiO2。7. Etch silicon from the back window until reaching the etched hole, and remove SiO 2 .
通过上述过程,即可制作成功精密叉指电容。Through the above process, the precision interdigitated capacitor can be manufactured successfully.
实施例2:硅微纳米通道Example 2: Silicon micro-nano channel
在硅片上制作上下贯通的微纳米通道具有许多用途,它可以制作成微通道型的光电倍增器件,也可以制作成专门应用于纳米生物学的过滤器,如DNA过滤器,另外,还可以作为微纳米针头的中心通道,与实施例1相似,注意若通道密度比较大,对掩模层的要求并不高,可以采用普通的氮化硅、碳化硅以及金铬合金等材料,具体而言,本实施例的硅微纳米通道的制作,硅微纳米通道为0.5μm,样品同样采用硅片,同实施例1样品硅为n-型<100>硅片,其电阻率为1-5Ω·cm,工艺步骤如下:Making micro-nano channels through up and down on silicon wafers has many uses. It can be made into micro-channel photomultiplier devices, and can also be made into filters specially used in nanobiology, such as DNA filters. In addition, it can also be As the central channel of the micro-nano needle, it is similar to Example 1. Note that if the channel density is relatively large, the requirements for the mask layer are not high, and ordinary materials such as silicon nitride, silicon carbide, and gold-chromium alloy can be used. Specifically, In terms of the fabrication of the silicon micro-nano channel in this embodiment, the silicon micro-nano channel is 0.5 μm, and the sample is also a silicon chip, and the sample silicon in Example 1 is an n-type <100> silicon chip, and its resistivity is 1-5Ω cm, the process steps are as follows:
1、首先采用As或P离子注入背面,剂量为5×1015/cm2,然而在1000℃温度下,在氮气中退火激活;1. First, As or P ions are used to implant the back surface with a dose of 5×10 15 /cm 2 , and then activated by annealing in nitrogen at a temperature of 1000°C;
2、在硅片上淀积氮化硅,厚度为200nm;2. Deposit silicon nitride on the silicon wafer with a thickness of 200nm;
3、在硅片的正面涂胶,光刻,采用反应离子刻蚀刻掉SiN,在85C,25wt%四甲基氢氧化铵1~2分钟;3. Apply glue on the front side of the silicon wafer, perform photolithography, and use reactive ion etching to etch away SiN, at 85C, 25wt% tetramethylammonium hydroxide for 1 to 2 minutes;
4、背面光刻,打开窗口,并采用反应离子刻蚀将背面窗口的SiN刻掉;4. Reverse photolithography, open the window, and use reactive ion etching to etch away the SiN on the back window;
5、在本发明所提供的电化学深刻蚀系统中进行深刻蚀,根据孔的尺寸,电流密度设定为若需要通道的尺寸很小,本实施例采用了恒定光照模式,利用输入电压的调整控制腐蚀电流,电流为5mA/cm2,电化学深刻蚀过程温度为15℃;5. Perform deep etching in the electrochemical deep etching system provided by the present invention. According to the size of the hole, the current density is set to be very small if the size of the channel is required. This embodiment adopts the constant illumination mode and utilizes the adjustment of the input voltage Control the corrosion current, the current is 5mA/cm 2 , and the temperature of the electrochemical deep etching process is 15°C;
6、内壁表面处理保护以延缓四甲基氢氧化铵的侵蚀。6. The inner surface is treated and protected to delay the erosion of tetramethylammonium hydroxide.
7、从背面窗口刻蚀硅直到达到腐蚀的孔为止。7. Etch silicon from the back window until reaching the etched hole.
Claims (7)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100991392A CN1314577C (en) | 2004-12-28 | 2004-12-28 | Electrochemical deep etching method and device thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100991392A CN1314577C (en) | 2004-12-28 | 2004-12-28 | Electrochemical deep etching method and device thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1631764A true CN1631764A (en) | 2005-06-29 |
| CN1314577C CN1314577C (en) | 2007-05-09 |
Family
ID=34847995
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2004100991392A Expired - Fee Related CN1314577C (en) | 2004-12-28 | 2004-12-28 | Electrochemical deep etching method and device thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1314577C (en) |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100391826C (en) * | 2005-09-09 | 2008-06-04 | 华东师范大学 | A silicon microchannel fabrication method |
| CN100446194C (en) * | 2005-11-30 | 2008-12-24 | 中国科学院半导体研究所 | Silicon ion implantation and etching method of aluminum oxide dielectric film on semiconductor silicon substrate |
| CN102569511A (en) * | 2011-12-31 | 2012-07-11 | 常州天合光能有限公司 | Texturing method of crystalline silicon solar cell |
| CN103145092A (en) * | 2013-02-28 | 2013-06-12 | 中国科学院半导体研究所 | Nano etching seal and method for carrying out nano etching by utilizing nano etching seal |
| CN104733302A (en) * | 2013-12-20 | 2015-06-24 | 中国科学院兰州化学物理研究所 | Method for manufacturing inverted-pyramid-structure silicon surface with non-photoetching technology |
| CN109292731A (en) * | 2018-09-11 | 2019-02-01 | 西南交通大学 | Electrochemical friction-induced micro-nano-fabrication method |
| CN109585286A (en) * | 2018-11-07 | 2019-04-05 | 三明学院 | A kind of anisotropic method and system of enhancing wet etching |
| CN109860039A (en) * | 2018-12-21 | 2019-06-07 | 苏州矩阵光电有限公司 | A device and method for magnetic field assisted chemical etching |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1410267A (en) * | 2001-10-09 | 2003-04-16 | 飞赫科技股份有限公司 | Forming method of piezoelectric inkjet wafer |
| KR100481920B1 (en) * | 2002-12-27 | 2005-04-14 | 주식회사 하이닉스반도체 | Method of forming isolation film of semiconductor device |
| CN100406618C (en) * | 2003-01-17 | 2008-07-30 | 厦门大学 | Method and device for processing complex three-dimensional microstructure on metal surface |
-
2004
- 2004-12-28 CN CNB2004100991392A patent/CN1314577C/en not_active Expired - Fee Related
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100391826C (en) * | 2005-09-09 | 2008-06-04 | 华东师范大学 | A silicon microchannel fabrication method |
| CN100446194C (en) * | 2005-11-30 | 2008-12-24 | 中国科学院半导体研究所 | Silicon ion implantation and etching method of aluminum oxide dielectric film on semiconductor silicon substrate |
| CN102569511A (en) * | 2011-12-31 | 2012-07-11 | 常州天合光能有限公司 | Texturing method of crystalline silicon solar cell |
| CN103145092A (en) * | 2013-02-28 | 2013-06-12 | 中国科学院半导体研究所 | Nano etching seal and method for carrying out nano etching by utilizing nano etching seal |
| CN103145092B (en) * | 2013-02-28 | 2015-08-12 | 中国科学院半导体研究所 | Nanolithographic seal and utilize it to carry out the method for nanolithographic |
| CN104733302A (en) * | 2013-12-20 | 2015-06-24 | 中国科学院兰州化学物理研究所 | Method for manufacturing inverted-pyramid-structure silicon surface with non-photoetching technology |
| CN109292731A (en) * | 2018-09-11 | 2019-02-01 | 西南交通大学 | Electrochemical friction-induced micro-nano-fabrication method |
| CN109585286A (en) * | 2018-11-07 | 2019-04-05 | 三明学院 | A kind of anisotropic method and system of enhancing wet etching |
| CN109860039A (en) * | 2018-12-21 | 2019-06-07 | 苏州矩阵光电有限公司 | A device and method for magnetic field assisted chemical etching |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1314577C (en) | 2007-05-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3902883B2 (en) | Nanostructure and manufacturing method thereof | |
| TWI472477B (en) | 矽 nano structure and its manufacturing method and application | |
| US6599436B1 (en) | Formation of interconnections to microfluidic devices | |
| US9478403B2 (en) | Method and apparatus for a porous electrospray emitter | |
| US20070224399A1 (en) | Thick porous anodic alumina films and nanowire arrays grown on a solid substrate | |
| US20080246123A1 (en) | Methods for controlling catalyst nanoparticle positioning and apparatus for growing a nanowire | |
| US20120168713A1 (en) | Method for manufacturing a silicon nanowire array using a porous metal film | |
| JP2012117144A (en) | Method for precisely controlled masked anodization | |
| CN101054158A (en) | Self-separation manufacturing method for silicon micro-channel structure | |
| CN1314577C (en) | Electrochemical deep etching method and device thereof | |
| US7357877B2 (en) | Dispersion of nanowires of semiconductor material | |
| US6358861B1 (en) | Manufacturing method of silicon device | |
| CN102709133A (en) | Cold cathode electron source array with embedded electrode, method for producing cold cathode electron source array and application of cold cathode electron source array | |
| WO2004012218A1 (en) | Electric field emission device having a triode structure fabricated by using an anodic oxidation process and method for fabricating same | |
| CN102874744B (en) | Photoelectrochemical method for separating p-type silicon micro-channel from substrate | |
| CN1837027A (en) | A method for fabricating a high-aspect-ratio macroporous silicon microchannel | |
| JP4174446B2 (en) | Substrate processing apparatus and substrate processing method | |
| CN101804960B (en) | Ultra-fine cone electrode array and method for manufacturing same | |
| CN113634293B (en) | A light-controlled all-inorganic EWOD device | |
| CN109494139A (en) | The manufacturing method of electronic emission element and its manufacturing method and electronic component | |
| JP2010285662A (en) | Fine structure and manufacturing method thereof | |
| CN104310307B (en) | The graphical processing method of nano column/needle forest structure | |
| Zhang et al. | Controlled and Fast Fabrication for P-Type Porous Silicon Structures with a High Aspect Ratio by Electrochemical Etching | |
| JP4097224B2 (en) | Nanostructure and electron-emitting device | |
| JP2003075459A (en) | Method of forming electrodes on substrate having micro three-dimensional structure and microchip manufactured using the method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C19 | Lapse of patent right due to non-payment of the annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |