CN1529955A - High Speed Optical Data Link - Google Patents
High Speed Optical Data Link Download PDFInfo
- Publication number
- CN1529955A CN1529955A CNA02814256XA CN02814256A CN1529955A CN 1529955 A CN1529955 A CN 1529955A CN A02814256X A CNA02814256X A CN A02814256XA CN 02814256 A CN02814256 A CN 02814256A CN 1529955 A CN1529955 A CN 1529955A
- Authority
- CN
- China
- Prior art keywords
- asic
- optical
- signal
- circuit board
- electrical
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/80—Optical aspects relating to the use of optical transmission for specific applications, not provided for in groups H04B10/03 - H04B10/70, e.g. optical power feeding or optical transmission through water
- H04B10/801—Optical aspects relating to the use of optical transmission for specific applications, not provided for in groups H04B10/03 - H04B10/70, e.g. optical power feeding or optical transmission through water using optical interconnects, e.g. light coupled isolators, circuit board interconnections
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/50—Transmitters
- H04B10/501—Structural aspects
- H04B10/503—Laser transmitters
Landscapes
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Optics & Photonics (AREA)
- Optical Communication System (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Abstract
Description
技术领域technical field
本发明涉及光发送机、接收机和收发机。The present invention relates to optical transmitters, receivers and transceivers.
更具体地说,本发明涉及光发送机、接收机和收发机中的数据链路。More specifically, the present invention relates to data links in optical transmitters, receivers and transceivers.
背景技术Background technique
光发送机、接收机和收发机用于把电数据转换成用于在光纤上传输的光数据和把光数据转换回电数据,以供网络设备处理。通常,光发送机包含光源,例如激光器驱动器和激光二极管,且光接收机包含光转换器件,例如后置放大器、互阻抗放大器和PIN光电二极管或APD。发送机或接收机通常安装在网络电路板上,与诸如并串行转换器或解串器的其它数据处理IC芯片、用于诸如8B/10B编码的编码的数据成帧器和高级数据控制IC接口连接。但是,当数据发送速率达到大约10Gbps或更高的时候,由于印制电路板上的电线路带入噪音和颤动且在这样的高频上使信号完整性失真,因此不能使用这种类型的结构。Optical transmitters, receivers, and transceivers are used to convert electrical data to optical data for transmission over optical fibers and to convert optical data back to electrical data for processing by network equipment. Typically, an optical transmitter includes a light source, such as a laser driver and a laser diode, and an optical receiver includes optical conversion devices, such as a post-amplifier, a transimpedance amplifier, and a PIN photodiode or APD. The transmitter or receiver is usually mounted on a network circuit board, together with other data processing IC chips such as parallel-serial converters or deserializers, data framers for encoding such as 8B/10B encoding, and advanced data control ICs interface connection. However, when data transmission rates reach about 10Gbps or higher, this type of structure cannot be used because the electrical traces on the printed circuit board introduce noise and chatter and distort signal integrity at such high frequencies .
目前的技术需要把并串行转换器和解串器集成在发送机和接收机模块上,使电接口能在低频上工作。作为示例,对于OC192数据速率,数据链路模块的电接口需要16个622Mbps信道。然后,在该电路板上安装称为光纤转发器的模块,与其它IC芯片接口连接,以实现网络管理功能。因此,该模块需要很多通常带有多于50个的引脚的电接口。大量的引脚和附加的内部电路使得模块尺寸必须很大。功耗也是个严重的问题。Current technology requires the integration of parallel-to-serial converters and deserializers on the transmitter and receiver modules to enable the electrical interface to operate at low frequencies. As an example, for the OC192 data rate, the electrical interface of the data link module requires 16 channels of 622 Mbps. Then, a module called a fiber optic transponder is installed on this circuit board to interface with other IC chips to realize network management functions. Therefore, the module requires many electrical interfaces with typically more than 50 pins. The large number of pins and additional internal circuitry necessitates a large module size. Power consumption is also a serious issue.
因此,消除现有技术中固有的上述和其它缺陷会是非常有益的。Accordingly, it would be highly beneficial to eliminate the above and other deficiencies inherent in the prior art.
因此,本发明的一个目标是提供一种经改进的新高速光数据链路。It is therefore an object of the present invention to provide a new and improved high speed optical data link.
本发明的另一目标是提供一种能够传送大约10Gbps或更高速率的数据的经改进的新高速光数据链路。Another object of the present invention is to provide a new and improved high speed optical data link capable of transmitting data at rates of about 10 Gbps or higher.
本发明的另一目标是提供一种其制造简单且相对便宜的经改进的新高速光数据链路。Another object of the present invention is to provide a new and improved high speed optical data link which is simple and relatively inexpensive to manufacture.
本发明的另一目标是提供一种经改进的新高速光数据链路,其尺寸比现有技术的器件小且带有较少的电引脚数而能够传送相同速率的信息。It is another object of the present invention to provide a new and improved high speed optical data link which is smaller in size than prior art devices and has a lower number of electrical pins capable of transferring information at the same rate.
发明内容Contents of the invention
简言之,为了实现与优选实施例一致的本发明的期望目标,提供了一种包含在其上安装有第一和第二ASIC的系统板的高速光数据链路。第一ASIC包含用于恢复失真数据的时钟同步(clocking)和均衡功能。第二ASIC电耦合至第一ASIC,用于在它们之间传送电信号,且第二ASIC包含用于恢复失真数据的时钟同步和均衡功能中的一种。Briefly, to achieve the desired objectives of the present invention consistent with the preferred embodiments, there is provided a high speed optical data link comprising a system board having first and second ASICs mounted thereon. The first ASIC contains clocking and equalization functions for recovering distorted data. The second ASIC is electrically coupled to the first ASIC for communicating electrical signals therebetween, and the second ASIC includes one of clock synchronization and equalization functions for recovering the distorted data.
在一个更加具体的实施例中,高速光数据链路包含:用于传送电信息至远程电路的第一ASIC和电耦合至第一ASIC且用于在它们之间传送电信号的第二ASIC。光纤接收机模块被安装在系统电路板上且包含:用于接收来自远程信源的光信号的光电二极管、电耦合至光电二极管的互阻抗放大器以及电耦合至互阻抗放大器和第二ASIC的诸如限幅放大器或自增益控制电路的后置放大器。第二ASIC包含用于数据完整性的时钟同步和均衡功能且第一ASIC包含用于利用由第二ASIC提供的相同时钟同步和均衡方案来恢复失真数据的功能。In a more specific embodiment, the high speed optical data link includes a first ASIC for communicating electrical information to a remote circuit and a second ASIC electrically coupled to the first ASIC and for communicating electrical signals therebetween. A fiber optic receiver module is mounted on a system circuit board and includes: a photodiode for receiving an optical signal from a remote source, a transimpedance amplifier electrically coupled to the photodiode, and a sensor such as Limiting amplifier or post-amplifier for self-gain control circuits. The second ASIC includes clock synchronization and equalization functionality for data integrity and the first ASIC includes functionality for recovering distorted data using the same clock synchronization and equalization scheme provided by the second ASIC.
在另一更加具体的实施例中,高速光数据链路还包含:用于接收来自远程电路的电信息的第一ASIC和电耦合至第一ASIC且用于在它们之间传送电信号的第二ASIC。安装在系统电路板上的光纤接收机模块包含:用于传送光信号至远程信源的激光器和电耦合至激光器和第二ASIC的激光器驱动器。第一ASIC包含时钟同步且可以包含均衡功能,用于数据传输,且第二ASIC包含用于利用相同的时钟同步来恢复失真数据的均衡功能。应当注意,可选地,所描述的后两个实施例可以都封装并包含在带有公共的第一和第二ASIC的公共主板上。In another more specific embodiment, the high speed optical data link further comprises: a first ASIC for receiving electrical information from the remote circuit and a first ASIC electrically coupled to the first ASIC and for transmitting electrical signals therebetween. Two ASICs. A fiber optic receiver module mounted on a system circuit board includes a laser for transmitting an optical signal to a remote source and a laser driver electrically coupled to the laser and a second ASIC. A first ASIC contains clock synchronization and may contain equalization functions for data transmission, and a second ASIC contains equalization functions for recovering distorted data with the same clock synchronization. It should be noted that alternatively, the last two described embodiments could both be packaged and contained on a common motherboard with common first and second ASICs.
上述实施例包含一种以每秒10千兆比特或更高的速率在电路板上电传递信息的创新方法。该方法包含以下步骤:提供包含第一位置和第二位置的系统电路板,在系统电路板的第一位置上接收来自外部信源的电信号,在系统电路板上时钟同步和均衡电信号,以提供具有完整性的信号,把均衡的信号传送至系统电路板上的第二位置,以及在第二位置上接收均衡的信号且使用解时钟同步(de-colcking)和重定时(re-timing)步骤来恢复失真的信号。The embodiments described above include an innovative method of electrically transferring information on a circuit board at a rate of 10 gigabits per second or higher. The method comprises the steps of: providing a system circuit board comprising a first location and a second location, receiving an electrical signal from an external source at the first location of the system circuit board, clock synchronizing and equalizing the electrical signal on the system circuit board, To provide a signal with integrity, transmit the equalized signal to a second location on the system circuit board, and receive the equalized signal at the second location and use de-colcking and re-timing ) steps to restore the distorted signal.
附图说明Description of drawings
参考附图,下面对优选实施例的详细描述将使本发明的上述和进一步且更多的具体目标和优点对于本领域的普通技术人员来说更加清晰明了。在附图中:With reference to the accompanying drawings, the following detailed description of preferred embodiments will make the above and further and more specific objects and advantages of the present invention more apparent to those skilled in the art. In the attached picture:
图1是现有技术的光数据链路的简要框图/俯视平面图;以及Figure 1 is a simplified block diagram/top plan view of a prior art optical data link; and
图2是根据本发明的简要高速光数据链路。Figure 2 is a simplified high speed optical data link in accordance with the present invention.
具体实施方式Detailed ways
参考图1,示出了现有技术的光数据链路100的简要框图/俯视平面图。数据链路100包含在其上面安装有光纤转发器0的系统板101。由于对转发器110的各种元件的电连接是以常见的方式通过内部连接提供在安装结构内,因此它们没有被示出。转发器110包含电连接至互阻抗放大器和后置放大器114的并串行转换器/解串器112,互阻抗放大器和后置放大器114电连接至PIN光电二极管116。光电二极管116用于接收来自由箭头140所表示的光纤的调制光信号。并串行转换器/解串器112还电连接至激光器驱动器118,其用于驱动激光二极管120。放置的激光二极管120用于供应调制的输出光至由箭头130所表示的光纤。用于转发器110的输入和输出电信号由包含连接器和印制电路板铜线路的由160所表示的电接口从通常由150所表示的板级IC芯片供应。Referring to FIG. 1 , a simplified block diagram/top plan view of a prior art optical data link 100 is shown. The data link 100 includes a system board 101 on which the fiber optic transponder 0 is mounted. Electrical connections to the various elements of the transponder 110 are not shown since they are provided within the mounting structure by interconnections in a conventional manner. Repeater 110 includes deserializer/deserializer 112 electrically connected to transimpedance amplifier and postamplifier 114 , which is electrically connected to PIN photodiode 116 . Photodiode 116 is used to receive a modulated light signal from the optical fiber indicated by arrow 140 . The serializer/deserializer 112 is also electrically connected to a laser driver 118 for driving a laser diode 120 . A laser diode 120 is placed for supplying the modulated output light to an optical fiber indicated by arrow 130 . The input and output electrical signals for the transponder 110 are supplied from a board level IC chip, generally indicated at 150, by an electrical interface, indicated at 160, comprising connectors and printed circuit board copper traces.
印制电路板101上的电接口160的连接器和线路带入噪音和颤动,这使在转发器110和板极IC芯片150之间发送的高频(例如每秒10千兆比特或更高)信号的信号完整性失真。由于这种失真,电接口160必须在低频上工作,这需要大量的信道。例如,10Gbps的信号被并串行转换器/解串器112转换成16个信道的622Mbps微分信号。但是,转发器110中的并串行转换器/解串器112和16个信道的使用大大增大了电接口160内的引脚或连接的数目。16个信道和相关联的连接大大增大了转发器110的尺寸和功率要求。The connectors and lines of the electrical interface 160 on the printed circuit board 101 introduce noise and chatter, which makes the high frequency (for example, 10 gigabits per second or more) transmitted between the repeater 110 and the on-board IC chip 150 ) Signal integrity distortion of the signal. Because of this distortion, the electrical interface 160 must operate at low frequencies, which requires a large number of channels. For example, a 10Gbps signal is converted by the deserializer/deserializer 112 into 16 channels of 622Mbps differential signals. However, the use of serializer/deserializer 112 and 16 channels in transponder 110 greatly increases the number of pins or connections within electrical interface 160 . The 16 channels and associated connections greatly increase the size and power requirements of repeater 110 .
现在转到图2,示出了根据本发明的简要高速光数据链路200。数据链路200包含在其上面安装有光纤收发机210的系统板201。由于对收发机210的各种元件的电连接是以常见的方式通过内部连接提供在安装结构内,因此它们没有被示出。收发机210包含电连接至光转换器件的第一ASIC 212,光转换器件在本文中作为示例性目的示出为电连接至PIN光电二极管216的互阻抗/后置放大器214。放置的光电二极管216用于接收来自由箭头240所表示的光纤的调制光信号。ASIC 212也电连接至光生成器件,其在本文中作为示例性目的示出为用于驱动激光二极管220的激光器驱动器218。放置的激光二极管220用于供应调制的输出光至由箭头230所表示的光纤。Turning now to FIG. 2, a simplified high speed optical data link 200 in accordance with the present invention is shown. Data link 200 includes system board 201 on which fiber optic transceiver 210 is mounted. Electrical connections to the various elements of transceiver 210 are not shown as they are provided within the mounting structure by interconnections in a conventional manner. The transceiver 210 includes a first ASIC 212 electrically connected to an optical conversion device, shown herein for exemplary purposes as a transimpedance/post-amplifier 214 electrically connected to a PIN photodiode 216. A photodiode 216 is positioned to receive a modulated light signal from the optical fiber indicated by arrow 240 . The ASIC 212 is also electrically connected to a light generating device, which is shown herein for exemplary purposes as a laser driver 218 for driving a laser diode 220. A laser diode 220 is placed for supplying the modulated output light to an optical fiber indicated by arrow 230 .
用于收发机210的输入和输出电信号由包含连接器和印制电路板铜线路等的由260所表示的电接口供应。通常由250表示的板级IC芯片包含由电接口260连接至收发机210中的第一ASIC 212的第二ASIC 252。虽然为了说明,在本示例中示出了同时结合光发送机和光接收机的收发机,但是应当理解,这一对ASIC可以用在单个光发送机、单个光接收机、光收发机或这些器件的任意组合上。Input and output electrical signals for transceiver 210 are supplied by an electrical interface indicated at 260 comprising connectors and printed circuit board copper traces and the like. A board-level IC chip, generally indicated at 250, includes a second ASIC 252 connected by an electrical interface 260 to a first ASIC 212 in the transceiver 210. Although a transceiver incorporating both an optical transmitter and an optical receiver is shown in this example for purposes of illustration, it should be understood that the pair of ASICs could be used in a single optical transmitter, a single optical receiver, an optical transceiver, or on any combination of .
通过在光发送机、接收机或收发机中结合这一对ASIC的方式,可以利用标准的电接口260在收发机210和系统板250之间直接建立10Gbps或更高的串行电接口,例如针栅阵列、球栅阵列、边缘连接器等。在每个ASIC 212和252内建立时钟数据恢复(CDR)。同样,每个ASIC 212和252用于从接口260接收电信号和通过接口260发送电信号。ASIC 212或者ASIC 252对该信号重定时和时钟同步并为发送部分提供驱动功率。对于ASIC 212和252的接收部分,它们同时处理和恢复因在电路板的电线路上直接发送高频信号而导致的失真数据。By combining this pair of ASICs in an optical transmitter, receiver or transceiver, a standard electrical interface 260 can be used to directly establish a 10Gbps or higher serial electrical interface between the transceiver 210 and the system board 250, for example Pin grid arrays, ball grid arrays, edge connectors, etc. Clock data recovery (CDR) is built into each ASIC 212 and 252. Likewise, each ASIC 212 and 252 is used to receive electrical signals from interface 260 and to send electrical signals through interface 260. ASIC 212 or ASIC 252 retimes and clocks this signal and provides drive power for the transmit section. For the receive portion of the ASICs 212 and 252, they simultaneously process and recover distorted data caused by sending high-frequency signals directly over the board's wires.
可以使用各种技术来执行时钟同步和均衡/重定时,这些技术中的一种在于2000年9月提交给位于新奥尔良的IEEE且由AbhijitPhanse所撰写的一个文件中有详细描述,其副本附在并结合在本文件中作为参考。Clock synchronization and equalization/retiming can be performed using various techniques, one of which is described in detail in a paper by Abhijit Phanse, submitted to IEEE, New Orleans, September 2000, a copy of which is attached at are incorporated by reference in this document.
因此,每个光纤数据链路包含光纤发送机模块,该模块带有:第一ASIC,用于均衡/重定时并恢复在系统板的电线路上失真的电信号;以及安装在系统印制电路板内的第二ASIC,用于时钟同步和均衡电数据并提供经由印制电路板上的电线路发送至光发送机模块的驱动功率。所描述的光纤数据链路系统在高于5Gbps的数据速率上运行。在优选实施例中,系统板上的第二ASIC包含用于印制电路线路上的数据传输的时钟同步和均衡功能且发送机模块内的第一ASIC包含用于利用第二ASIC所提供的相同的编码和时钟同步方案来恢复失真数据的功能。在另一实施例中,系统板上的第二ASIC包含用于数据串行、时钟同步和均衡功能的并串行转换器和用于印制电路线路上的数据传输的驱动功率,且发送机模块内的第一ASIC包含用于利用第二ASIC所提供的相同的时钟同步方案来恢复失真数据的功能。Accordingly, each fiber optic data link contains a fiber optic transmitter module with: a first ASIC for equalizing/retiming and recovering electrical signals distorted on the electrical lines of the system board; The second ASIC inside is used for clock synchronization and equalization of electrical data and provides the drive power sent to the optical transmitter module via the electrical lines on the printed circuit board. The described fiber optic data link system operates at data rates higher than 5Gbps. In a preferred embodiment, the second ASIC on the system board contains clock synchronization and equalization functions for data transmission on the printed circuit lines and the first ASIC in the transmitter module contains functions for utilizing the same clock provided by the second ASIC. The encoding and clock synchronization scheme to recover the function of distorted data. In another embodiment, a second ASIC on the system board contains a parallel-to-serial converter for data serial, clock synchronization and equalization functions and drive power for data transmission on printed circuit lines, and the transmitter The first ASIC within the module contains functionality for recovering distorted data using the same clock synchronization scheme provided by the second ASIC.
作为典型示例,光纤数据链路包含安装在系统印制电路板上的光纤接收机模块。光纤接收机模块包含光电二极管、互阻抗放大器、后置放大器和第一ASIC,用于时钟同步和均衡电数据并提供经由印制电路板上的电线路发送至系统印制电路板的驱动功率。系统印制电路板包含连接的第二ASIC,其设计用于恢复在系统印制电路板的电线路上失真的电信号。在本实施例中,接收机模块上的第一ASIC包含用于数据传输的时钟同步和重定时功能并提供电信号驱动功率且系统板上的第二ASIC包含用于利用第一ASIC所提供的相同的时钟同步方案来恢复失真数据的功能。同样在本实施例中,接收机模块上的第一ASIC包含用于数据传输的时钟同步和均衡功能,且系统板上的第二ASIC包含用于利用所述第一ASIC所提供的相同的时钟同步方案来恢复失真数据的功能并且可以进一步包含用于数据解串的解串器。As a typical example, a fiber optic data link consists of a fiber optic receiver module mounted on a system printed circuit board. The fiber optic receiver module contains photodiodes, transimpedance amplifiers, postamplifiers and a first ASIC for clock synchronization and equalization of electrical data and providing drive power sent to the system printed circuit board via electrical traces on the printed circuit board. The system printed circuit board contains a connected second ASIC designed to recover electrical signals distorted on the electrical lines of the system printed circuit board. In this embodiment, a first ASIC on the receiver module contains clock synchronization and retiming functions for data transmission and provides electrical signal drive power and a second ASIC on the system board contains The same clock synchronization scheme is used to recover the function of the distorted data. Also in this embodiment, a first ASIC on the receiver module contains clock synchronization and equalization functions for data transmission, and a second ASIC on the system board contains functions for utilizing the same clock provided by said first ASIC. A synchronization scheme to recover the function of distorted data and may further include a deserializer for data deserialization.
在另一示例中,光纤数据链路系统包含安装在系统印制电路板上的光纤收发机模块,光纤收发机模块包含含有激光二极管和激光器驱动器的发送机、接收机和第一ASIC。In another example, a fiber optic data link system includes a fiber optic transceiver module mounted on a system printed circuit board, the fiber optic transceiver module including a transmitter including a laser diode and a laser driver, a receiver, and a first ASIC.
接收机包含光电二极管、互阻抗放大器、后置放大器。第一ASIC对来自接收机的数据执行时钟同步和均衡/重定时功能并提供经由印制电路板上的电线路发送至系统板的驱动功率。第一ASIC还对经由印制电路板上的电线路来自系统板的失真电数据执行恢复功能,以发送至发送机。系统印制电路板包含第二ASIC,用于恢复来自光收发机且在系统印制电路板上的电线路失真的电数据,以及时钟同步和均衡电数据并提供在印制电路板上发送至光收发机模块的驱动功率。The receiver contains a photodiode, a transimpedance amplifier, and a postamplifier. The first ASIC performs clock synchronization and equalization/retiming functions on the data from the receiver and provides drive power sent to the system board via electrical lines on the printed circuit board. The first ASIC also performs recovery functions on distorted electrical data from the system board via electrical lines on the printed circuit board for transmission to the transmitter. The system printed circuit board contains a second ASIC for recovering the electrical data from the optical transceiver distorted on the electrical lines on the system printed circuit board, as well as clock synchronizing and equalizing the electrical data and providing it on the printed circuit board for sending to The driving power of the optical transceiver module.
收发机模块上的第一ASIC还包含用于接收机端上的数据传输的时钟同步和均衡/重定时功能,用于利用系统板上的第二ASIC所提供的相同的时钟同步方案来恢复失真数据的功能,且系统板上的第二ASIC包含用于第一ASIC所提供的相同的时钟同步方案来恢复失真数据的功能和用于经由电路板上的电线路发送数据到收发机的时钟同步功能。收发机模块上的第一ASIC还包含用于接收机端上的数据均衡的时钟同步功能和编码功能,用于利用系统板上的第二ASIC所提供的相同的编码方案来恢复失真数据的功能。The first ASIC on the transceiver module also contains clock synchronization and equalization/retiming functions for data transmission on the receiver side to recover from distortion using the same clock synchronization scheme provided by the second ASIC on the system board data function, and the second ASIC on the system board contains the same clock synchronization scheme provided by the first ASIC to recover the distorted data function and the clock synchronization used to send the data to the transceiver via the electrical lines on the board Function. The first ASIC on the transceiver module also contains clock synchronization functions for data equalization on the receiver side and encoding functions to recover distorted data using the same encoding scheme provided by the second ASIC on the system board .
系统板上的第二ASIC包含用于第一ASIC所提供的相同的重定时和时钟同步方案来恢复失真数据的功能,用于经由电路板上的电线路发送数据到收发机的时钟同步和均衡功能,用于数据串行的并串行转换器功能和用于数据解串的解串器。A second ASIC on the system board contains functions for recovering distorted data using the same retiming and clock synchronization scheme provided by the first ASIC, clock synchronization and equalization for sending data to the transceiver via the electrical lines on the board function, a parallel-serial converter function for data serialization and a deserializer for data deserialization.
因此,本发明公开了一种经改进的新高速光数据链路,其包含提供时钟同步和均衡功能的一对ASIC,用于以10Gbps或更高的速率经由系统板发送数据。通过这种方式,诸如发送机、接收机或收发机的光纤模块具有较小的尺寸、较低的功耗和较少的电引脚数。同时也可以较轻松地接插收发机。Accordingly, the present invention discloses a new and improved high speed optical data link comprising a pair of ASICs providing clock synchronization and equalization functions for sending data through a system board at 10 Gbps or higher. In this way, fiber optic modules such as transmitters, receivers or transceivers have a smaller size, lower power consumption and a lower electrical pin count. At the same time, the transceiver can be inserted more easily.
本领域的普通技术人可以对用于示出性目的的实施例作出各种改变和修改。这些修改和变化不脱离本发明的精神,它们包含在本发明的范围内,它们只能通过对所附权利要求书的正确理解中来评定。Various changes and modifications may be made to the embodiments for illustrative purposes by those skilled in the art. Such modifications and changes do not depart from the spirit of the present invention, they are included in the scope of the present invention, and they can only be judged by a proper understanding of the appended claims.
对本发明进行了清楚和简要的描述之后,使得本领域的普通技术人员能够理解和实践本发明。The present invention has been clearly and concisely described to enable those skilled in the art to understand and practice the invention.
Claims (22)
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US30669701P | 2001-07-20 | 2001-07-20 | |
| US60/306,697 | 2001-07-20 | ||
| US10/185,091 US6665498B1 (en) | 2001-07-20 | 2002-06-28 | High-speed optical data links |
| US10/185,091 | 2002-06-28 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN1529955A true CN1529955A (en) | 2004-09-15 |
Family
ID=29714775
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNA02814256XA Pending CN1529955A (en) | 2001-07-20 | 2002-07-17 | High Speed Optical Data Link |
Country Status (3)
| Country | Link |
|---|---|
| EP (1) | EP1417786A1 (en) |
| JP (1) | JP2004537894A (en) |
| CN (1) | CN1529955A (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1829123B (en) * | 2005-03-03 | 2012-03-28 | 德雷卡通信技术公司 | Data communication method, method for transforming optical fiber network, optical fiber network and transmitting unit |
| CN102496614A (en) * | 2011-11-25 | 2012-06-13 | 深圳市易飞扬通信技术有限公司 | Packaging structure and packaging method of collimated light device |
| CN103378907A (en) * | 2012-04-30 | 2013-10-30 | 安华高科技通用Ip(新加坡)公司 | High-speed optical fiber link and a method for communicating optical data signals on the high-speed optical fiber link |
| US9236946B2 (en) | 2012-04-30 | 2016-01-12 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Method and apparatus for performing data rate conversion and phase alignment |
| CN105917663A (en) * | 2014-08-14 | 2016-08-31 | 华为技术有限公司 | Optical switch architecture |
| US9531480B2 (en) | 2012-08-28 | 2016-12-27 | Huawei Technologies Co., Ltd. | Optical receiver |
-
2002
- 2002-07-17 JP JP2003514720A patent/JP2004537894A/en active Pending
- 2002-07-17 EP EP02752408A patent/EP1417786A1/en not_active Withdrawn
- 2002-07-17 CN CNA02814256XA patent/CN1529955A/en active Pending
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1829123B (en) * | 2005-03-03 | 2012-03-28 | 德雷卡通信技术公司 | Data communication method, method for transforming optical fiber network, optical fiber network and transmitting unit |
| CN102496614A (en) * | 2011-11-25 | 2012-06-13 | 深圳市易飞扬通信技术有限公司 | Packaging structure and packaging method of collimated light device |
| CN103378907A (en) * | 2012-04-30 | 2013-10-30 | 安华高科技通用Ip(新加坡)公司 | High-speed optical fiber link and a method for communicating optical data signals on the high-speed optical fiber link |
| US9236946B2 (en) | 2012-04-30 | 2016-01-12 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Method and apparatus for performing data rate conversion and phase alignment |
| CN103378907B (en) * | 2012-04-30 | 2016-06-29 | 安华高科技通用Ip(新加坡)公司 | High-speed Optical Fiber Link and the method for transmitting data optical signal on High-speed Optical Fiber Link |
| US9531480B2 (en) | 2012-08-28 | 2016-12-27 | Huawei Technologies Co., Ltd. | Optical receiver |
| CN105917663A (en) * | 2014-08-14 | 2016-08-31 | 华为技术有限公司 | Optical switch architecture |
| CN105917663B (en) * | 2014-08-14 | 2020-06-26 | 华为技术有限公司 | Optical switch architecture |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2004537894A (en) | 2004-12-16 |
| EP1417786A1 (en) | 2004-05-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6947672B2 (en) | High-speed optical data links | |
| US7272679B2 (en) | Protocol independent data transmission using a 10 Gigabit Attachment Unit interface | |
| US9048958B2 (en) | High-speed optical fiber link and a method for communicating optical data signals | |
| JPH03218134A (en) | Optical fiber link card | |
| CN216700004U (en) | Communication equipment, communication system and optical module | |
| US11039202B2 (en) | HDMI apparatus using optical communication | |
| US7044656B1 (en) | Adapter for interoperability between optical transceiver and legacy components | |
| US20080049780A1 (en) | XFI-XAUI integrated circuit for use with 10GBASE-LX4 optical transceivers | |
| EP3809610A1 (en) | Signal generation device, method, and system | |
| US7970283B2 (en) | High speed SFP transceiver | |
| JP2005065221A (en) | Free space optical bus | |
| US9497525B2 (en) | Optical engines and optical cable assemblies having electrical signal conditioning | |
| CN210780804U (en) | Pure optical fiber USB remote transmission device | |
| CN1529955A (en) | High Speed Optical Data Link | |
| CN113037387B (en) | Optical communication device | |
| EP4366198A1 (en) | Communication device, communication system and optical module | |
| JP2004537894A5 (en) | ||
| WO2023273759A1 (en) | Optical interconnection system and communication device | |
| US12255685B2 (en) | Power amplifier system with an internal optical communication link | |
| CN215420302U (en) | Photoelectric conversion device, computer mainboard and computer host | |
| CN112567650A (en) | Optical engine | |
| CN116418414B (en) | Terahertz high-speed transceiver components and electronic equipment | |
| CN113193919A (en) | Photoelectric conversion device, computer mainboard and computer host | |
| CN222561816U (en) | PCIe extension line and PCIe device with same | |
| US20260052622A1 (en) | Bridge coupling to surface emitters |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C12 | Rejection of a patent application after its publication | ||
| RJ01 | Rejection of invention patent application after publication |