[go: up one dir, main page]

CN1598625A - Method and device for realizing light-spot contact in fibre-optical closed-packed line array - Google Patents

Method and device for realizing light-spot contact in fibre-optical closed-packed line array Download PDF

Info

Publication number
CN1598625A
CN1598625A CN 200410028158 CN200410028158A CN1598625A CN 1598625 A CN1598625 A CN 1598625A CN 200410028158 CN200410028158 CN 200410028158 CN 200410028158 A CN200410028158 A CN 200410028158A CN 1598625 A CN1598625 A CN 1598625A
Authority
CN
China
Prior art keywords
signal
linear array
clock
monostable
road
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN 200410028158
Other languages
Chinese (zh)
Inventor
刘晓东
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SHENZHEN EAST SPACE LIGHT ELECTRONIC TECHNOLOGY Co Ltd
Original Assignee
SHENZHEN EAST SPACE LIGHT ELECTRONIC TECHNOLOGY Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SHENZHEN EAST SPACE LIGHT ELECTRONIC TECHNOLOGY Co Ltd filed Critical SHENZHEN EAST SPACE LIGHT ELECTRONIC TECHNOLOGY Co Ltd
Priority to CN 200410028158 priority Critical patent/CN1598625A/en
Publication of CN1598625A publication Critical patent/CN1598625A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Facsimile Scanning Arrangements (AREA)

Abstract

The invention discloses a method and equipment which is used to achieve light spot dense connection of optical fiber densely arranged array. The intention of the invention is to solve the problem of light spot can not be densely connected, the method is using a acclivitous line array to achieve the projective breadth of being equal to the breadth of light densely connection or proper superposition. So the angle of line array alpha is equal to the ratio of light spot diameter D and light spot interval L, base on the data stream sequence to deduce lingering output, and achieve its projection on horizontal line. The equipment includes monostable lingering counter A, trigger D, bit frequency divider U3 and the circuit which is composed by first in first out asynchronism read and write array memory FIFO.

Description

Realize luminous point connects airtight in the optical fiber solid matter linear array method and device
Technical field
The present invention relates to the optical fiber solid matter linear array technology in the laser photocomposing system, mainly be meant a kind of method and device of realizing that luminous point connects airtight in the optical fiber solid matter linear array.
Background technology
In laser photocomposing machine, this class scanning device of laser drawing machine, a major programme that realizes multi-pass scanning is to adopt semiconductor laser, a multi-channel optical fibre solid matter structure luminous point (fibre) linear array is as object plane, be imaged on by a certain percentage on the picture plane (film surface) through lens combination then, thereby realizing multi-channel scanning.
Yet because optical fiber structure, the photoconduction window on the object plane, just the luminous point diameter is can not compact arranged (referring to Fig. 1).For example a typical multimode optical fiber size is external diameter 125 μ m, and internal diameter (luminous point) 62.5 μ m separate between its luminous point of the array that solid matter comes out.With its imaging, its luminous point also separates on as the plane at next step, and this can not satisfy scanning and require.If the method with out of focus enlarges the image planes spot diameter, though can cover and the luminous point spacing, can sacrifice the edge quality of luminous point, still inadvisable.
In order to address this problem, there is the people once to adopt a kind of new solid matter method, the surrounding layer that is about to optical fiber is removed, and its photoconductive layer is connected airtight together.This method is successful, but technology difficulty is very big, the cost costliness.
Purpose of the present invention is exactly to propose a kind of method and device of realizing that luminous point connects airtight in the optical fiber solid matter linear array in order to solve problems of the prior art.
Realize that technical scheme of the present invention is: this method is included in semiconductor laser and the multi-channel optical fibre solid matter method of classifying light source in the laser photo-typesetting with optical fiber solid matter linear array as, concrete grammar is to adopt tilted-putted linear array, equals the width that luminous point connects airtight or suitably overlaps to form to reach its projection width on horizontal line.
This technical scheme also comprises:
The tilt angle alpha of linear array equals the ratio of spot diameter D and luminous point spacing L; And
Order recursion by the linear array data stream postpones output, realizes its projection on horizontal line; And
Order recursion by the linear array data stream postpones to finish, and realizes its projection on horizontal line; And
Adopt the monostable delay counter A of numeric type of serially concatenated to realize postponing; And
Employing is higher than the precision that the counting clock LCP that gets frequency ready guarantees to postpone displacement; And
The capable useful signal ES that each road in tilted-putted linear array has separately independently, recursion postpones; And
From the common row initial sum common row end of described ES, separate trip AZ signal CS; And
Described CS by n road monostable type delay counter A after its forward position will be delayed and produce pulse daley signal CSn, wherein CSn is sent to trigger D as latch clock on the one hand, public capable useful signal ES is become the capable inhibit signal ESn on this road, on the other hand as the capable AZ signal on next road; And
Described ESn is by the generation of the permission end control bit synchronizing signal BSn of position frequency divider B; And
Described BSn is as the clock of reading of first in first out asynchronous read and write queue memory FIFO.
Realize the required device of the inventive method: this device comprises time delay method slant correction processor, and its primary structure is that described processor comprises monostable type delay counter A, trigger D, position frequency divider U3 and first in first out asynchronous read and write queue memory FIFO; Wherein delegation's AZ signal CS exports a pulse daley signal CSn through monostable type delay counter A, and CSn is through the trigger D output inhibit signal ESn of delegation, reach ESn and export a bit synchronization signal BSn, and BSn exports through first in first out asynchronous read and write queue memory FIFO through position frequency divider B; One clock LCP meets A, D respectively; The useful signal ES of delegation meets D; A dozen printings meet FIFO according to bus D.
Realize a physical circuit of said apparatus: U1 is 5 programmable counters being write as by GAL, and the RS end is 0 end clearly, and CO is the carry end, P[4 ... 0] is the counting step set terminal; U1 and d type flip flop U2A, toggle switch U5 have constituted monostable type delay counter A jointly; The P[4 of U1 wherein ... 0] meet toggle switch U5, the RS of the Q termination U1 of U2A end, the reset terminal CD of U2A connect the CO end of U1, and pulse signal CS meets the backward end CLK of U2A, U2A /that the Q end connects CLK end and the next stage of d type flip flop U2B respectively is monostable; The EN end of the Q termination position frequency divider U3 of U2B, the RD end of the U4 of the Q termination FIFO of U3, the D termination bus of U4, Q hold output; Clock LCD connects the CK end of U1 and U3 respectively; Row useful signal ES connects the D end of U2B.
The present invention has following advantage:
1. realized that multi-channel optical fibre is closely packed in connecting airtight on the horizontal line.
2. improved the precision of imaging in the laser photocomposing system.
3. simple in structure, cost is low.
Description of drawings
Fig. 1 is that optical fiber cable array of the present invention is inclined to the picture synoptic diagram.
Fig. 2 is a n route array slant correction digital processing unit block scheme of the present invention.
Fig. 3 is a physical circuit of realizing Fig. 2.
Fig. 4 is each correlation timing figure that the road AZ postpones and row effectively postpones.
Embodiment
The invention will be further described below in conjunction with accompanying drawing:
The solution that the present invention proposes is the linear array that adopts conventional solid matter method construct luminous point to separate, and keeps an angle but make linear array list in horizontal line when mounted, makes that the spot projection time point diameter to the horizontal line in the linear array can connect airtight.Referring to Fig. 1.
If spot diameter and its spacing are 1: 1 relations, establish the projection of luminous point on surface level again and can realize ideal and connect airtight (luminous point is tangent), know easily that then the angle of linear array and surface level should be 60 °.Optionally, if having certain overlappingly between the luminous point, then this angle will be greater than 60 °.
But the linear array of an inclination can not realize with optical means to the surface level projection, be actually each luminous point that should export synchronously (being raster data) the recursion delay asynchronously output that requires in the array, in order to keep row long constant, also want recursion to postpone to finish simultaneously.Core of the present invention promptly is the scan mode of this array inclination time delay and the method that realizes this delay.Referring to Fig. 2.
In Fig. 2, the length of row useful signal ES (with the clock metering) promptly is the clock length of print line.The length that we define ES is that high level is effective.Under the situation of N road close-packed array horizontal positioned, the last jumping of ES promptly is that common row is initial, and following jumping promptly is that common row finishes.But tilt to place under the situation of linear array, the capable useful signal that each road in the array all must have separately independently, recursion postpones, this in Fig. 2, be written as " row delay ES[(n-1) ... 0] ".
In order to realize this accurate time-delay, we isolate two pulse signals from the jumping of the ES of row useful signal, the following jumping the edge, are referred to as capable AZ CS (being realized by front-end circuit).Signal CS by the 0 tunnel monostable type delay counter after its forward position will be delayed, be called CS0, signal CS0 is sent to d type flip flop as latch clock on the one hand, the row (effectively) that public capable useful signal ES is become this road postpones ES0, on the other hand as the capable AZ on next road, cause the deferring procedure on next road ..., until last road.
Row inhibit signal ES0 is controlling the generation of bit synchronization (getting clock ready) BS0 by the permission end of position frequency divider.Because time-delay is with clock LCP timing, if the position frequency divider is one 8 frequency divider, the displacement that produces in image of then delaying time is as can be known measured with 1/8 some position, and this is enough accurate on engineering.
FIFO in each road is asynchronous reading, the queue memory of first in first out.Each road FIFO can synchronously be pressed into data by data bus, but allows independently reading of data of each road difference, and this just has been transformed into the bit synchronous mistiming of each road the alternate position spike of data.Here bit synchronization BS0 is the clock of reading as FIFO.The data of FIFO write has circuit to finish in addition.
The physical circuit that can realize above-mentioned block diagram can be referring to Fig. 3.For the sake of simplicity, only draw the 0 the road and the first via.Be explained as follows with reference to the 0 the tunnel.
U1 is 5 programmable counters being write as by GAL, and maximum count, programming length are 32; RS end is 0 end clearly, low level clear 0; CO is the carry end, the low level carry; P[4 ... 0] is the counting step set terminal.U1 and d type flip flop U2A, toggle switch U5 have constituted monostable type delay counter A jointly.The initial state of this circuit is a stable state, and counter U1 is held clear 0 by the Q of U2A, and the carry end CO of U1 end is a high level, discharges the reset terminal CD of U2A; In case pulse signal CS arrives, going up of it jumped along will making U2A set (because of the D end of U2A is high level), thereby discharges counter U1; Up to the mould that is programmed long (U5 inserts by toggle switch, also can be latched by data bus and insert), the CO step-down resets U2A to U1 to clock count; But owing to resetting, U2A force counter U1 also to reset, so circuit has been got back to stable state again.
In this process the end of oppisite phase of U2A jump on before this along with CS along under jump, after counting finishes, jump on again, thereby realized CS is gone up the counting time-delay of jumping the edge, marker bit CS0; It is monostable along triggering next stage on the one hand that CS0 must go up jumping, be sent to d type flip flop U2B as latch clock on the one hand and make it latch capable useful signal ES, and the output Q of U2B is row (effectively) delay ES0.Because latch clock CS0 with respect to the delay of CS, makes row postpone ES0 and has also produced corresponding delay with respect to the effective ES of row.Subsequent conditioning circuit and block diagram have not had significant difference, do not give unnecessary details.
Corresponding to the signal timing diagram of Fig. 2, Fig. 3 referring to Fig. 4.
Principle of work
Shown in Fig. 2,3, wherein the data transmission on each road all is made of monostable type delay counter A, d type flip flop, position frequency divider, FIFO.In fact monostable type delay counter is equal to a numeric type monostable circuit, and only its timing is not to be determined by the RC integration, but is determined by clock count, so it has a clock end.Count module length can programmed settings.A pulse will be counted delay during by this circuit.The method of constructing this circuit is a lot.Unit such as d type flip flop, position frequency divider, FIFO come into plain view, and do not give unnecessary details.
Monostable delay counter cascade in series in each circuit-switched data Quality Initiative postpones so the time program process in each road all is a recursion, thereby realizes the time delay method of inclination array is proofreaied and correct.
In order to realize accurate time delay, requiring has than higher clock frequency.In a case history, clock frequency is 8 times of synchronizing frequency.This means that on the one hand a frequency divider is ÷ 8 frequency dividers, the opposing party and mean and can postpone the adjusting point position with the precision of 1/8 distance (resolution).Facts have proved that this can guarantee that the arrangement of luminous point on horizontal line is enough level and smooth.
Sequential in conjunction with Fig. 4 is further set forth the course of work.The row useful signal is the level of a tool precise length, bit synchronization number of its correspondence and the long strict conformance of row, and its start-stop respectively follows a trigger pulse, i.e. AZ (row head, end of line pulse).The pulse of having gone only enters 0 the tunnel, and the delay counter by each road serially concatenated produces a series of pulse daley then.Each road d type flip flop is expert at and has been produced a series of row again under the acting in conjunction of useful signal and pulse daley and postpone.Row postpones to have and the identical level length of row useful signal, but is postponed by strictness in time.The row inhibit signal is as allowing on the signal effect frequency divider on the throne, the control bit frequency divider produces the bit synchronization chain, and its length (umber of pulse) and the long strict conformance of row also are strict time delay between each chain.Bit synchronization signal makes data stream displacement output as the asynchronous read signal of FIFO, and each circuit-switched data is all arranged by the number point mode.So just realized whole trimming process.

Claims (7)

1. method that realizes that luminous point connects airtight in the optical fiber solid matter linear array, be included in semiconductor laser and the multi-channel optical fibre solid matter method of classifying light source in the laser photo-typesetting with optical fiber solid matter linear array as, it is characterized in that adopting tilted-putted linear array, equal the width that luminous point connects airtight or suitably overlaps to form to reach its projection width on horizontal line.
2. according to the said method of claim 1, it is characterized in that
A. the tilt angle alpha of linear array equals the ratio of spot diameter D and luminous point spacing L;
B. the order recursion by the linear array data stream postpones output, realizes its projection on horizontal line;
C. the order recursion by the linear array data stream postpones to finish, and realizes its projection on horizontal line;
3. according to claim 1,2 said methods, it is characterized in that adopting the monostable delay counter A of numeric type of serially concatenated to realize postponing.
4. according to claim 1,2 said methods, it is characterized in that adopting being higher than the precision that the counting clock LCP that gets frequency ready guarantees to postpone displacement.
5. according to claim 1,2 said methods, it is characterized in that
The capable useful signal ES that each road in tilted-putted linear array has separately independently, recursion postpones; And
From the common row initial sum common row end of described ES, separate trip AZ signal CS; And
Described CS by n road monostable type delay counter A after its forward position will be delayed and produce pulse daley signal CSn, wherein CSn is sent to trigger D as latch clock on the one hand, public capable useful signal ES is become the capable inhibit signal ESn on this road, on the other hand as the capable AZ signal on next road; And
Described ESn is by the generation of the permission end control bit synchronizing signal BSn of position frequency divider B; And
Described BSn is as the clock of reading of first in first out asynchronous read and write queue memory FIFO.
6. realize the device of the method that luminous point connects airtight in the realization optical fiber solid matter linear array of claim 1, comprise time delay method slant correction processor, it is characterized in that described processor comprises monostable type delay counter A, trigger D, position frequency divider U3 and first in first out asynchronous read and write queue memory FIFO; Wherein delegation's AZ signal CS exports a pulse daley signal CSn through monostable type delay counter A, and CSn is through the trigger D output inhibit signal ESn of delegation, reach ESn and export a bit synchronization signal BSn, and BSn exports through first in first out asynchronous read and write queue memory FIFO through position frequency divider B; One clock LCP meets A, D respectively; The useful signal ES of delegation meets D; A dozen printings meet FIFO according to bus D.
7. according to the said device of claim 6, it is characterized in that a physical circuit: U1 is 5 programmable counters being write as by GAL, RS end is 0 end clearly, and CO is the carry end, P[4...0] be the counting step set terminal; U1 and d type flip flop U2A, toggle switch U5 have constituted monostable type delay counter A jointly; The P[4...0 of U1 wherein] meet toggle switch U5, the RS end of the Q termination U1 of U2A, the reset terminal CD of U2A connect the CO end of U1, and pulse signal CS meets the backward end CLK of U2A, U2A /that the Q end connects CLK end and the next stage of d type flip flop U2B respectively is monostable; The EN end of the Q termination position frequency divider U3 of U2B, the RD end of the U4 of the Q termination FIFO of U3, the D termination bus of U4, Q hold output; Clock LCD connects the CK end of U1 and U3 respectively; Row useful signal ES connects the D end of U2B.
CN 200410028158 2004-07-18 2004-07-18 Method and device for realizing light-spot contact in fibre-optical closed-packed line array Pending CN1598625A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 200410028158 CN1598625A (en) 2004-07-18 2004-07-18 Method and device for realizing light-spot contact in fibre-optical closed-packed line array

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 200410028158 CN1598625A (en) 2004-07-18 2004-07-18 Method and device for realizing light-spot contact in fibre-optical closed-packed line array

Publications (1)

Publication Number Publication Date
CN1598625A true CN1598625A (en) 2005-03-23

Family

ID=34664163

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200410028158 Pending CN1598625A (en) 2004-07-18 2004-07-18 Method and device for realizing light-spot contact in fibre-optical closed-packed line array

Country Status (1)

Country Link
CN (1) CN1598625A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102062904A (en) * 2010-12-07 2011-05-18 杭州梭钠科技有限公司 Method for implementing light spot joint seal in fiber densely-arranged line array and module
CN102349004A (en) * 2009-03-11 2012-02-08 罗伯特·博世有限公司 Light source comprising a diode laser and a plurality of optical fibers

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102349004A (en) * 2009-03-11 2012-02-08 罗伯特·博世有限公司 Light source comprising a diode laser and a plurality of optical fibers
CN102349004B (en) * 2009-03-11 2013-08-21 罗伯特·博世有限公司 Light source comprising a diode laser and a plurality of optical fibers
US8761222B2 (en) 2009-03-11 2014-06-24 Robert Bosch Gmbh Light source with a diode laser and a large number of optical fibers
CN102062904A (en) * 2010-12-07 2011-05-18 杭州梭钠科技有限公司 Method for implementing light spot joint seal in fiber densely-arranged line array and module

Similar Documents

Publication Publication Date Title
CN1127677C (en) Zooming method and apparatus for camera
EP0405760A2 (en) System for synchronizing data frame groups in a serial bit stream
CN1598625A (en) Method and device for realizing light-spot contact in fibre-optical closed-packed line array
EP0295875A2 (en) Minimizing residual charge carryover in an asynchronous raster input scanner
US4504148A (en) System for detecting a signal for aligning two bodies and signal _processing method
CN117459657A (en) Multiple image acquisition device synchronization methods, systems, electronic devices and storage media
CN2736791Y (en) Device for implementing multipath optical scanning by single-mode optical fibre
US12189111B2 (en) Method of preparing a stage for use in a slide imaging apparatus
CN1300958A (en) Camera with cam unit and mould for manufacturing the cams
JPS5949525B2 (en) Distance detection method and device
CN100537233C (en) Adjusting method of close-packed optical fiber array imaging and laser imaging device thereof
JPH11313194A (en) Registration device and method for imaging in variable resolution
CN111596301B (en) Method and system for determining propagation time of light pulse
CN1825794A (en) Network device and method for prediction of an optimal sampling phase
SU1443001A1 (en) Device for interfacing electronic computers
US3835998A (en) Edge locating apparatus
JP3046170B2 (en) CCD line sensor drive
SU1179394A1 (en) Device for reading images
SU1513486A1 (en) Device for reading and handling images
SU1654852A1 (en) Device for reading graphic information
SU1104554A1 (en) Pucture readout device
SU1714633A1 (en) Objects locator
SU1117652A1 (en) Device for searching information in magnetic disk store
SU1462336A1 (en) Device for interfacing electronic computer with shared bus
JP2954723B2 (en) Distance measuring device for passive autofocus system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication