CN1589028B - Predicting device and method based on pixel flowing frame - Google Patents
Predicting device and method based on pixel flowing frame Download PDFInfo
- Publication number
- CN1589028B CN1589028B CN 200410070366 CN200410070366A CN1589028B CN 1589028 B CN1589028 B CN 1589028B CN 200410070366 CN200410070366 CN 200410070366 CN 200410070366 A CN200410070366 A CN 200410070366A CN 1589028 B CN1589028 B CN 1589028B
- Authority
- CN
- China
- Prior art keywords
- pixel
- value
- module
- mode
- infra
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 title claims abstract description 26
- 238000009795 derivation Methods 0.000 claims description 33
- 230000015572 biosynthetic process Effects 0.000 claims description 8
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims description 6
- 230000003139 buffering effect Effects 0.000 claims description 5
- 238000001914 filtration Methods 0.000 claims description 3
- 238000004364 calculation method Methods 0.000 claims description 2
- 230000000052 comparative effect Effects 0.000 claims description 2
- 230000009466 transformation Effects 0.000 abstract 1
- 230000008569 process Effects 0.000 description 6
- 238000012545 processing Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 238000013461 design Methods 0.000 description 2
- 230000008520 organization Effects 0.000 description 2
- 208000000044 Amnesia Diseases 0.000 description 1
- 230000003044 adaptive effect Effects 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 231100000863 loss of memory Toxicity 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 238000005381 potential energy Methods 0.000 description 1
Images
Landscapes
- Compression Or Coding Systems Of Tv Signals (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Abstract
This invention relates to an infrafyne predict device and a method based on pixel pipeline. The device includes an infrafyne pridect mode device module, a predict pixel generation module, a rebuilt and refresh module, among which, the mode information analysed by the derive module according to stream and surrounding mode predict mode information device actual infrafyne predict mode and transfers to the generation module which predicts the direction according to the surrounding adjacent pixel value and the infrafyne predict mode input by the mode device module mode device module to get all points infrafyne pixel value to be delivered to the rebuilt module for rebuling and ryreshing. The value is added by the predict off set output by the inversed transformation module circuit to get the actual decode rebuilt values to be stored in a line buffer and a lower module input buffer zone.
Description
Technical field
The present invention relates to digital TV image handle in system (SOC, System on Chip) on the encoding and decoding technique of digital video and the core, especially relate in a kind of video decoding chip infra-frame prediction device and Forecasting Methodology based on pixel flowing.
Background technology
Video coding technique is mainly attempted to solve with few information bit of trying one's best and is represented one section video, and recovers or roughly recover original image by these information potential energies fully.In order to pursue higher compression efficiency, Predicting Technique has obtained development fast.H.264 among (the up-to-date video encoding and decoding standard of International Telecommunications Union) and the AVS (Chinese audio/video encoding/decoding national standard), all introduced the infra-frame prediction on the multimodal spatial domain at up-to-date video standard.Infra-frame prediction utilizes the most contiguous decoded pixel value in the left side and top of current block to predict all pixels of current block.
See also Fig. 1,9 of infra-frame prediction kinds of predictive mode schematic diagrames on the spatial domain.Be different from the infra-frame prediction on transform domain that adopts in motion picture expert group standard MPEG-4 and the former video encoding standard, H.264 standard takes the lead in adopting the infra-frame prediction on the original image spatial domain, utilize the value of decoded pixel that is close to current block, predict the pixel value of current block.The infra-frame prediction of this mode can utilize the direction continuity of texture in the image better, comes image block is carried out adaptive prediction by different directions.This standard has defined 9 kinds of predictive modes altogether, uses 8 kinds of prediction direction and a kind of direct current DC respectively, direct current) pattern, the DC pattern adopts the mean value of edge pixel as the predicted value of being had a few.
Chromatic component has adopted 4 kinds of predictive modes, is respectively DC, level, vertical and plane prediction mode, as shown in Figure 2.Vertical mode is to predict with V.Horizontal pattern is to advance the survey pattern with H, as shown in Figure 2.Vertical mode is to predict with V.Horizontal pattern is to predict with H.Direct current DC pattern is to predict with the mean value of all H and V.Plane mode is to predict that with the linear interpolation of H and V decision this pattern is suitable for the piece of smooth change in the image.
Owing to adopted multiple predictive mode, these pattern informations must allow decoder obtain, so that be correctly decoded.And these predictive modes of encoding also need certain code check.View data is analyzed, can be found that the trend of texture has certain continuity, this makes can also predict between the predictive mode between the adjacent block.The predictive mode prediction is seen shown in Figure 3.When A, B exist, when promptly current block C was not in image boundary, the smaller value of predictive mode that uses A, two modules of B was as predicted value, because less pattern has the higher probability of choosing.If the mode value that code stream analyzing goes out is less than the predictive mode value, then realistic model equals the code stream analyzing value, adds 1 otherwise realistic model equals the code stream analyzing value.Have a mark to show whether use the code stream analyzing value in the code stream in addition, if this is labeled as 0 then encoding stream analytic value not in the code stream, realistic model equals predictive mode.In addition, the colourity schema category is less, does not carry out model prediction.
For satisfying the demand of HD image real-time decoding, special-purpose very lagre scale integrated circuit (VLSIC) is used to realize decoder chip.The entire decoder chip is divided into a lot of modules, and as other modules, the design of intra-framed prediction module also will be pursued area, speed, the optimum balance of power consumption.What prior art adopted is to handle with behavior unit, the parallel infra-frame prediction that carries out of 8 pixels of delegation, and 8 times walk abreast though improved the throughput of system, makes the processing unit number improve 8 times, makes capable process chip area big.The needs of infra-frame prediction can not be really satisfied in the device design of the infra-frame prediction of prior art.
Another kind of way is that serial is according to pixels carried out, finish the prediction of a pixel, carry out the prediction of next pixel again, all like this pixels can shared processing unit, can reduce chip area greatly, but it is slower that the problem that serial process is brought is a processing speed, could flow out a pixel data with a plurality of clock cycle usually, be difficult to reach video particularly the high definition video picture decoding to the requirement of real-time.
Summary of the invention
In order to overcome above-mentioned the deficiencies in the prior art, the purpose of this invention is to provide a kind of infra-frame prediction device and Forecasting Methodology, to satisfy the needs of infra-frame prediction based on pixel flowing.
Another object of the present invention provides a kind of infra-frame prediction device and Forecasting Methodology based on pixel flowing, makes intra-framed prediction module reach the better balance of area, speed, power consumption.
In order to finish the foregoing invention task, the overall technological scheme that the present invention adopts is: a kind of infra-frame prediction device based on pixel flowing comprises:
The intra prediction mode derivation module, it is used to derive actual intra prediction mode, the direction and the pattern of decision infra-frame prediction, this module comprises the minimum value device, comparator, adder, data multiplexer, the minimum value device connects line buffer and left mode memory, its output connects an end of data multiplexer, comparator connects fifo queue and minimum value device output, the output of comparator connects an end of adder, the other end of adder links to each other with fifo queue, and the output of data multiplexer connects the reference pixel acquisition cuicuit of predictive mode line buffer and infra-frame prediction pixel generation module;
The predict pixel generation module, this module is used for the intra prediction mode travel direction prediction according to adjacent pixel values and pattern derivation module input on every side, obtain the interior infra-frame prediction pixel value of being had a few of macro block, it comprises reference pixel acquisition cuicuit, the Pixel-level three class pipeline circuit that connects intra prediction mode derivation module line buffer, the three class pipeline circuit comprises address calculating circuit, filter circuit and prediction and refresh circuit, and prediction links to each other with reconstruction and update module with refresh circuit;
Rebuild and update module, this module is used to generate actual decoding and rebuilding value, and these reconstructed value are write the input block of downstream module, two inputs of its adder connect the output of pixel generation module intra prediction value output and inverse transform block circuit predicts residual values respectively, and the reconstructed value output of adder connects the line buffer of intra prediction mode derivation module.
A line buffer is arranged in the described intra prediction mode derivation module, to deposit the frame mode information of a last whole image line, reference when being used for the pattern derivation.
When drawing high, the macro block commencing signal that described intra prediction mode derivation module provides at the pixel generation module starts working.
Described intra prediction mode derivation module is finished predictive mode and is derived in three continuous clock cycle, first cycle is finished reading of reference model, second period is finished the calculating of predictive mode, and the 3rd cycle deposits the mode decoding value in the line buffer in.
A kind of Forecasting Methodology of the infra-frame prediction device based on pixel flowing comprises the steps:
The pattern information that step 1, intra prediction mode derivation module are come out by code stream analyzing and derive actual intra prediction mode according to the prediction mode information of pattern on every side, and the result passed to the pixel generation module, with the direction and the pattern of decision infra-frame prediction;
Above-mentioned described step 1 further comprises the steps:
Step 11, get the mode decoding value in the predictive mode line buffer and the smaller value of left mode decode value;
Step 12, smaller value is compared by comparator with the mode value of taking out from fifo queue;
Step 13, with the comparative result input summer;
Step 14, judge that the mode value take out is whether more than or equal to the output valve of minimum value device from formation, if then the mode value that will take out from formation adds 1 as real output value, otherwise the output valve of output minimum value device, and by data multiplexer with in the output valve writing line buffer.
Above-mentioned described step 2 further comprises the steps:
Step 21, before the flowing water of each macro block begins, from the pixel column buffer of rebuilding module circuit, take out needed prediction reference point, be stored in the internal register;
Step 22, judging whether reference pixel obtains and finish, is then to send a signal to a three class pipeline to carry out infra-frame prediction;
The first order of step 23, three class pipeline utilizes look-up table to obtain the position of the left side reference pixel and the top reference pixel of needs according to mode value and current pixel coordinate, filtering is carried out in the second level, obtain the pixel reference value from the register of corresponding address, obtain filtered predicted value through adder and shift unit, the third level produces a control signal according to predictive mode, by data multiplexer of this control signal control filter value and original value are screened, afterwards the predicted value that obtains is latched, and be written out in the rebuilding module circuit.
In the address computation in the described step 23, be used to predict that the reference point locations of some pixels is two, one is used for reference position, mark top, another reference position, mark left side, and these two positions are calculated according to predictive mode and the position calculation of current future position gets.
Three class pipeline in the described step 3 takes out needed prediction reference point from the pixel column buffer of rebuilding module circuit be to finish with 5 clock cycle, period 1 waits for that lastblock flowing water finishes, read the top pixel second round, the 3rd cycle read upper right pixel, period 4 is latched the top pixel, and the 5th cycle latchs upper right pixel and start streamline.
The present invention adopts Pixel-level flowing water to carry out infra-frame prediction, has tangible advantage and good effect.Satisfied needs, but also left enough allowances for high definition TV decoding real-time.Simultaneously, owing to adopt the Pixel-level pipeline organization, the processing of same pixel is dispersed in three ranks to be carried out in proper order, and the treatment step in succession of successive pixels carries out at one time, under the situation that only increases a little register, but improved throughput greatly based on the intra-frame prediction method of pixel.Than parallel processing way, because only adopted a cover arithmetic unit, so significantly reduced taking of chip area based on row.
Description of drawings
Fig. 1 is 9 of infra-frame prediction kinds of infra-frame prediction luminance patterns schematic diagrames on the spatial domain in the prior art;
Fig. 2 is 4 kinds of predictive mode schematic diagrames of chromatic component in the prior art;
Fig. 3 is intra-frame prediction method figure in the prior art;
Fig. 4 is the top-level module structural representation of infra-frame prediction device of the present invention;
Fig. 5 is an intra prediction mode derivation module structural representation of the present invention;
Fig. 6 is an infra-frame prediction pixel generation module structural representation of the present invention;
Fig. 7 is the predict pixel streamline schematic diagram of infra-frame prediction device of the present invention.
Embodiment
The present invention is further detailed explanation below in conjunction with the drawings and specific embodiments.
Consult Fig. 4, the top-level module structural representation of infra-frame prediction device of the present invention, infra-frame prediction device of the present invention comprise pattern derivation, pixel generation and reconstruct and renewal three big modules.
Fig. 5 is an intra prediction mode derivation module structural representation of the present invention.The intra prediction mode derivation module is derived actual intra prediction mode, the direction and the pattern of decision infra-frame prediction, this module comprises the minimum value device, comparator, adder, data multiplexer, the minimum value device connects line buffer and left mode memory, its output connects an end of data multiplexer, comparator connects fifo queue and minimum value device output, the output of comparator connects an end of adder, the other end of adder links to each other with fifo queue, and the output of data multiplexer connects the reference pixel acquisition cuicuit of predictive mode line buffer and infra-frame prediction pixel generation module.The pattern information that the derived circuit of intra prediction mode derivation module comes out by code stream analyzing and according to the prediction mode information of pattern on every side, derive actual intra prediction mode, and the result passed to pixel generative circuit module, with the direction and the pattern of decision infra-frame prediction.Comprise a line buffer in the pattern derivation module, the reference when being used for the pattern derivation with the frame mode information of depositing a last whole image line.
The working method of pattern derivation module is:
At first, wait for that the pixel generation module provides macro block (macro block) commencing signal, starts working when this signal is drawn high.Then, 3 states start, and finish predictive mode and derive in three continuous clock cycle.First cycle is finished reading of reference model, and second period is finished the calculating of predictive mode, and the 3rd cycle of the circuit of calculating deposits the mode decoding value in row buffering.After the macro block commencing signal is drawn high, calculate the mode value of all pieces in the macro block continuously, finish up to macro block, wait for next macro block commencing signal.
Mode computation process shown in Figure 5 is: the smaller value of going up edge mode and left mode is compared by the pattern of comparator and formation taking-up, and it is input summer as a result.If the pattern of taking out in the formation is more than or equal to the output of minimum value device, then the pattern that formation is taken out adds 1 as real output value.The output prime has a data multiplexer, and being selected by coded markings is to adopt predicted value output, or the output of formation taking-up value.The result who calculates upgrades line buffer.
As shown in Figure 6, the predict pixel generation module comprises reference pixel acquisition cuicuit, the Pixel-level three class pipeline circuit that connects intra prediction mode derivation module line buffer, the three class pipeline circuit comprises address calculating circuit, filter circuit and prediction and refresh circuit, and prediction links to each other with reconstruction and update module with refresh circuit.The predict pixel generation module according to around the intra prediction mode travel direction prediction of adjacent pixel values and pattern derivation module input, obtain the infra-frame prediction pixel value of being had a few in the piece, and give rebuilding module and rebuild and upgrade.Streamline is in case operation is got up, and each clock cycle is exported a predicted value, and all pixels are all predicted and finished in a piece.
In order to save the time loss of memory access, before the flowing water of each piece began, at first the reference pixel acquisition cuicuit took out needed prediction reference point from the pixel column buffer of reconstruction and update module, is stored in the internal register.This process is finished the reading of data by state exchange in 5 cycles in succession by the state machine of one 5 states.When desired data all has been equipped with, send a signal to a three class pipeline, carry out infra-frame prediction.
In Fig. 7, the forecasting process of pixel is undertaken by a three class pipeline.The first order is carried out address computation, according to mode value and current pixel coordinate, utilize look-up table to obtain the left side reference pixel of needs and the position of top reference pixel, filtering is carried out in the second level, obtain the pixel reference value from the register of corresponding address, obtain filtered predicted value through adder and shift unit.The third level produces a control signal according to predictive mode, by data multiplexer of this control signal control filter value and original value is screened, and afterwards the predicted value that obtains is latched, and is written out in the rebuilding module circuit.
After streamline starts, the address computation of first pixel was finished in first clock cycle, enter the second level then, calculate the filter value of first pixel at second period, meanwhile promptly at second period, second pixel enters streamline, and its address computation is also finished in the first order of streamline.From the time, the forecasting process of a pixel needs three cycles, by three grades of streamline, exports at last respectively; From the space, synchronization, three grades of different phases of handling the infra-frame prediction of three successive pixels at the same time of streamline.Use the register holds median between the different ranks.
Again as shown in Figure 6, two inputs of reconstruction and update module adder connect the output of pixel generation module intra prediction value output and inverse transform block circuit predicts residual values respectively, and the reconstructed value output of adder connects the line buffer of intra prediction mode derivation module.Reconstruction and update module are passed through the adder addition with the intra prediction value of pixel generation module output and by inverse transform circuit prediction of output residual values, obtain actual decoding and rebuilding value.On the one hand these reconstructed value are stored in the line buffer, so that the pixel generation module uses later on; On the other hand, these reconstructed value are spliced into delegation, and write in the input block of downstream module.This will rebuild and infra-frame prediction is placed on the mechanism of a module, the exchanging visit that can save intermodule.
Intra-frame prediction method based on the infra-frame prediction device of pixel flowing mainly contains following steps:
The pattern information that step 1, intra prediction mode derivation module are come out by code stream analyzing and derive actual intra prediction mode according to the prediction mode information of pattern on every side, and the result passed to the pixel generation module, with the direction and the pattern of decision infra-frame prediction;
The infra-frame prediction of embodiment 1:AVS standard.The AVS standard adopts the block size of 8x8, and intra prediction mode brightness has 5 kinds, is respectively level, and is vertical, direct current, tiltedly diagonal angle, lower-left, tiltedly lower-right diagonal position; Colourity has 4 kinds, direct current, and level, vertical, the plane interpolation.For high definition TV such as resolution is the requirement of 1920x1088, and row buffering bit wide 64 bits can be deposited the data of a macro-block line, the degree of depth 480, and its brightness is 240, colourity is 240.Calculating a 8x8 piece needs pipeline cycle 64+2=66, calculates 432 cycles of clock cycle of whole macro block, has satisfied the needs for high definition TV decoding real-time, but also has left enough allowances.Owing to adopt the Pixel-level pipeline organization, significantly reduced taking of chip area simultaneously.
The infra-frame prediction of embodiment 2:H.264 standard.H.264 the infra-frame prediction of standard and AVS standard class seemingly, but it uses the block size of 4x4, intra prediction mode brightness has 9 kinds, is respectively level, and is vertical, direct current, oblique diagonal angle, lower-left, oblique lower-right diagonal position, level on the upper side, level is vertically taken back on the lower side, vertically takes over; Colourity also is 4 kinds, direct current, and level, vertical, the plane interpolation.Though predictive mode increases, utilize framework among the present invention still can realize the module of its infra-frame prediction efficiently.In the decoding real-time, area of chip and cost have been reduced.
It should be noted last that: above embodiment is the unrestricted technical scheme of the present invention in order to explanation only, although the present invention is had been described in detail with reference to the foregoing description, those of ordinary skill in the art is to be understood that: still can make amendment or be equal to replacement the present invention, and not breaking away from any modification or partial replacement of the spirit and scope of the present invention, it all should be encompassed in the middle of the claim scope of the present invention.
Claims (9)
1. infra-frame prediction device based on pixel flowing is characterized in that this device comprises:
The intra prediction mode derivation module, be used to the actual intra prediction mode of deriving, the pattern of decision infra-frame prediction, this module comprises the minimum value device, comparator, adder, data multiplexer, the minimum value device connects line buffer and left mode memory, its output connects an end of data multiplexer, comparator connects fifo queue and minimum value device output, the output of comparator connects an end of adder, the other end of adder links to each other with fifo queue, and the output of data multiplexer connects the reference pixel acquisition cuicuit of predictive mode line buffer and infra-frame prediction pixel generation module;
The predict pixel generation module, this module is used for the intra prediction mode travel direction prediction according to adjacent pixel values and pattern derivation module input on every side, obtain the interior infra-frame prediction pixel value of being had a few of macro block, it comprises reference pixel acquisition cuicuit, the Pixel-level three class pipeline circuit that connects intra prediction mode derivation module line buffer, the three class pipeline circuit comprises address calculating circuit, filter circuit and prediction and refresh circuit, and prediction links to each other with reconstruction and update module with refresh circuit;
Rebuild and update module, this module is used to generate actual decoding and rebuilding value, and these reconstructed value are write the input block of downstream module, two inputs of its adder connect the intra prediction value output of pixel generation module and the output of inverse transform block circuit predicts residual values respectively, and the reconstructed value output of adder connects the line buffer of intra prediction mode derivation module.
2. the infra-frame prediction device based on pixel flowing according to claim 1 is characterized in that, a line buffer is arranged in the described intra prediction mode derivation module, to deposit the frame mode information of a last whole image line, and reference when being used for the pattern derivation.
3. the infra-frame prediction device based on pixel flowing according to claim 1 is characterized in that, starts working when the macro block commencing signal that described intra prediction mode derivation module provides at the pixel generation module is drawn high.
4. the infra-frame prediction device based on pixel flowing according to claim 1, it is characterized in that, described intra prediction mode derivation module is finished predictive mode and is derived in three continuous clock cycle, first cycle is finished reading of reference model, second period is finished the calculating of predictive mode, and the 3rd cycle deposits the mode decoding value in the line buffer in.
5. the intra-frame prediction method based on the infra-frame prediction device of pixel flowing is characterized in that this method comprises the steps:
The pattern information that step 1, intra prediction mode derivation module are come out by code stream analyzing and derive actual intra prediction mode according to the prediction mode information of pattern on every side, and the result is passed to the pixel generation module, with the pattern of decision infra-frame prediction;
Step 2, predict pixel generation module according to around the intra prediction mode travel direction prediction of adjacent pixel values and the input of pattern derivation module, obtain the infra-frame prediction pixel value of being had a few in the macro block, and give reconstruction circuit and rebuild and upgrade;
Step 3, reconstruction and update module are with the intra prediction value and the prediction residual value addition of being exported by the inverse transform block circuit of the output of pixel generation module, obtain actual decoding and rebuilding value, then these reconstructed value are stored in the row buffering, so that the pixel generative circuit uses later on, and these reconstructed value are spliced into a macro-block line, write the input block of downstream module.
6. the intra-frame prediction method of the infra-frame prediction device based on pixel flowing according to claim 5 is characterized in that described step 1 further comprises the steps:
Step 11, get the mode decoding value in the predictive mode line buffer and the smaller value of left mode decode value;
Step 12, smaller value is compared by comparator with the mode value of taking out from fifo queue;
Step 13, with the comparative result input summer;
Step 14, judge that the mode value take out is whether more than or equal to the output valve of minimum value device from formation, if then the mode value that will take out from formation adds 1 as real output value, otherwise the output valve of output minimum value device, and by data multiplexer with in the output valve writing line buffer.
7. the intra-frame prediction method of the infra-frame prediction device based on pixel flowing according to claim 5 is characterized in that described step 2 further comprises the steps:
Step 21, before the flowing water of each macro block begins, from the pixel column buffer of rebuilding module circuit, take out needed prediction reference point, be stored in the internal register;
Step 22, judging whether reference pixel obtains and finish, is then to send a signal to a three class pipeline to carry out infra-frame prediction;
The first order of step 23, three class pipeline utilizes look-up table to obtain the position of the left side reference pixel and the top reference pixel of needs according to mode value and current pixel coordinate, filtering is carried out in the second level, obtain the pixel reference value from the register of corresponding address, obtain filtered predicted value through adder and shift unit, the third level produces a control signal according to predictive mode, by data multiplexer of this control signal control filter value and original value are screened, afterwards the predicted value that obtains is latched, and be written out in the rebuilding module circuit.
8. the intra-frame prediction method of the infra-frame prediction device based on pixel flowing according to claim 5, it is characterized in that, in the address computation in the described step 23, be used to predict that the reference point locations of some pixels is two, one is used for reference position, mark top, another reference position, mark left side, these two positions are calculated according to predictive mode and the position calculation of current future position gets.
9. the intra-frame prediction method of the infra-frame prediction device based on pixel flowing according to claim 5, it is characterized in that, three class pipeline in the described step 3 takes out needed prediction reference point from the pixel column buffer of rebuilding module circuit be to finish with 5 clock cycle, period 1 waits for that lastblock flowing water finishes, read the top pixel second round, the 3rd cycle read upper right pixel, and the period 4 is latched the top pixel, and the 5th cycle latchs upper right pixel and start streamline.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200410070366 CN1589028B (en) | 2004-07-29 | 2004-07-29 | Predicting device and method based on pixel flowing frame |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200410070366 CN1589028B (en) | 2004-07-29 | 2004-07-29 | Predicting device and method based on pixel flowing frame |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1589028A CN1589028A (en) | 2005-03-02 |
| CN1589028B true CN1589028B (en) | 2010-05-05 |
Family
ID=34604451
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200410070366 Expired - Lifetime CN1589028B (en) | 2004-07-29 | 2004-07-29 | Predicting device and method based on pixel flowing frame |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1589028B (en) |
Families Citing this family (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100413344C (en) * | 2006-10-20 | 2008-08-20 | 清华大学 | Implementation method of high parallelism intra-frame predictor |
| CN101448160B (en) * | 2007-11-28 | 2010-06-02 | 中国科学院微电子研究所 | Pixel reconstruction method with reconstruction data feedback and decoder |
| WO2012134046A2 (en) * | 2011-04-01 | 2012-10-04 | 주식회사 아이벡스피티홀딩스 | Method for encoding video |
| RU2627110C2 (en) * | 2011-04-25 | 2017-08-03 | ЭлДжи ЭЛЕКТРОНИКС ИНК. | Internal prediction method and coder and decoder using it |
| CN102148990B (en) * | 2011-04-28 | 2012-10-10 | 北京大学 | Device and method for predicting motion vector |
| EP2919468A3 (en) | 2011-06-28 | 2016-02-17 | Samsung Electronics Co., Ltd | Method and apparatus for image encoding and decoding using intra prediction |
| CN103227917B (en) * | 2012-01-31 | 2016-12-14 | 华为技术有限公司 | Coding/decoding method and device |
| CN105635731B (en) * | 2016-01-07 | 2018-11-20 | 西安电子科技大学 | The inter-frame predicated reference point preprocess method of efficient video coding |
| WO2020156546A1 (en) * | 2019-02-02 | 2020-08-06 | Beijing Bytedance Network Technology Co., Ltd. | Prediction using extra-buffer samples for intra block copy in video coding |
| JP7384912B2 (en) | 2019-02-02 | 2023-11-21 | 北京字節跳動網絡技術有限公司 | Data storage in buffers for intra block copying in video coding |
| EP3915265A4 (en) | 2019-03-01 | 2022-06-22 | Beijing Bytedance Network Technology Co., Ltd. | DIRECTIONAL-BASED PREDICTION FOR INTRA-BLOCK COPY IN VIDEO ENCODING |
| CN113545068B (en) | 2019-03-01 | 2023-09-15 | 北京字节跳动网络技术有限公司 | Sequence-based updates for intra-block replication in video codecs |
| CN113508581B (en) | 2019-03-04 | 2023-11-14 | 北京字节跳动网络技术有限公司 | Implementation Aspects in Intra-Block Replication in Video Codecs |
| BR112022000187A2 (en) | 2019-07-06 | 2022-02-22 | Beijing Bytedance Network Tech Co Ltd | Video data processing method, apparatus for processing video data, computer-readable non-transient storage medium, computer-readable non-transient recording medium |
| JP7359934B2 (en) | 2019-07-10 | 2023-10-11 | 北京字節跳動網絡技術有限公司 | Sample identification for intra block copying in video coding |
| KR102695788B1 (en) | 2019-07-11 | 2024-08-14 | 베이징 바이트댄스 네트워크 테크놀로지 컴퍼니, 리미티드 | Bitstream fit constraints for intra-block copying in video coding |
| CN113115052B (en) * | 2019-09-24 | 2023-02-24 | Oppo广东移动通信有限公司 | Method for determining predictive value, encoder, decoder, and computer storage medium |
| CN113965764B (en) * | 2020-07-21 | 2023-04-07 | Oppo广东移动通信有限公司 | Image encoding method, image decoding method and related device |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1455600A (en) * | 2003-05-19 | 2003-11-12 | 北京工业大学 | Interframe predicting method based on adjacent pixel prediction |
| CN1476253A (en) * | 2003-07-04 | 2004-02-18 | 清华大学 | An Intra-frame Coding Method Using Intra-frame Prediction Based on Prediction Block Group |
-
2004
- 2004-07-29 CN CN 200410070366 patent/CN1589028B/en not_active Expired - Lifetime
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1455600A (en) * | 2003-05-19 | 2003-11-12 | 北京工业大学 | Interframe predicting method based on adjacent pixel prediction |
| CN1476253A (en) * | 2003-07-04 | 2004-02-18 | 清华大学 | An Intra-frame Coding Method Using Intra-frame Prediction Based on Prediction Block Group |
Non-Patent Citations (1)
| Title |
|---|
| JP2002－359815A 2002.12.13 |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1589028A (en) | 2005-03-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1589028B (en) | Predicting device and method based on pixel flowing frame | |
| CN104918056B (en) | The method decoded to intra prediction mode | |
| TWI445411B (en) | Method for performing local motion vector derivation during video coding of a coding unit, and associated apparatus | |
| CN101472181A (en) | Configurable performance motion estimation for video encoding | |
| CN101222646B (en) | An intra-frame prediction device and prediction method suitable for AVS coding | |
| CN103414895A (en) | Encoder intra-frame prediction device and method applicable to HEVC standards | |
| CN102143361B (en) | Video coding method and video coding device | |
| CN108712648A (en) | A kind of quick inner frame coding method of deep video | |
| CN101115207B (en) | Method and device for implementing intra prediction based on correlation between prediction points | |
| CN102148990B (en) | Device and method for predicting motion vector | |
| WO2023000695A1 (en) | Video encoding reference block compression method, encoding method, and apparatuses | |
| CN102238383B (en) | For the multibus system architecture of Video Codec | |
| CN101888554B (en) | VLSI (Very Large Scale Integration) structure design method for parallel flowing motion compensating filter | |
| CN101488225B (en) | VLSI system structure of bit plane encoder | |
| CN101383971A (en) | Intra-frame prediction processing method based on image encoding and decoding | |
| CN106231307B (en) | A kind of compression of images intra-coding prediction method and its hardware realization | |
| CN102420989B (en) | Intra-frame prediction method and device | |
| CN117440168B (en) | Hardware architecture for realizing parallel spiral search algorithm | |
| CN105100799A (en) | Method for reducing intraframe coding time delay in HEVC encoder | |
| Afonso et al. | Energy-aware motion and disparity estimation system for 3D-HEVC with run-time adaptive memory hierarchy | |
| CN100469146C (en) | Video image motion compensator | |
| CN102025996B (en) | Multiple-prediction mode multiplexed H.264 interframe processing unit | |
| Jiang et al. | Highly paralleled low-cost embedded HEVC video encoder on TI KeyStone multicore DSP | |
| CN101662684A (en) | Data storage method and device for video image coding and decoding | |
| Fan et al. | Co-via: A video frame interpolation accelerator exploiting codec information reuse |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| ASS | Succession or assignment of patent right |
Owner name: ZHANXUN COMMUNICATIONS (SHANGHAI) CO., LTD. Free format text: FORMER OWNER: UNITED XINYUAN DIGITAL AUDIO-VIDEO TECHNOLOGY (BEIJING) CO., LTD. Effective date: 20070615 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20070615 Address after: 201203 Shanghai city Zuchongzhi road Pudong Zhangjiang hi tech park, Spreadtrum Center Building 1, Lane 2288 Applicant after: SPREADTRUM COMMUNICATIONS (SHANGHAI) Co.,Ltd. Address before: 100080 North building, room 6, 140 South Road, Haidian District Academy of Sciences, Beijing Applicant before: UNITED XINYUAN DIGITAL AUDIO V |
|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20190311 Address after: 101399 Building 8-07, Ronghui Garden 6, Shunyi Airport Economic Core Area, Beijing Patentee after: Xin Xin finance leasing (Beijing) Co.,Ltd. Address before: 201203 Shanghai city Zuchongzhi road Pudong Zhangjiang hi tech park, Spreadtrum Center Building 1, Lane 2288 Patentee before: SPREADTRUM COMMUNICATIONS (SHANGHAI) Co.,Ltd. |
|
| EE01 | Entry into force of recordation of patent licensing contract | ||
| EE01 | Entry into force of recordation of patent licensing contract |
Application publication date: 20050302 Assignee: SPREADTRUM COMMUNICATIONS (SHANGHAI) Co.,Ltd. Assignor: Xin Xin finance leasing (Beijing) Co.,Ltd. Contract record no.: X2021110000008 Denomination of invention: Intra prediction device and prediction method based on pixel pipeline Granted publication date: 20100505 License type: Exclusive License Record date: 20210317 |
|
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20221017 Address after: 201203 Shanghai city Zuchongzhi road Pudong New Area Zhangjiang hi tech park, Spreadtrum Center Building 1, Lane 2288 Patentee after: SPREADTRUM COMMUNICATIONS (SHANGHAI) Co.,Ltd. Address before: 101399 Building 8-07, Ronghui Garden 6, Shunyi Airport Economic Core Area, Beijing Patentee before: Xin Xin finance leasing (Beijing) Co.,Ltd. |
|
| CX01 | Expiry of patent term | ||
| CX01 | Expiry of patent term |
Granted publication date: 20100505 |