[go: up one dir, main page]

CN1578197A - Clock source frequency shift detecting method - Google Patents

Clock source frequency shift detecting method Download PDF

Info

Publication number
CN1578197A
CN1578197A CN 03144068 CN03144068A CN1578197A CN 1578197 A CN1578197 A CN 1578197A CN 03144068 CN03144068 CN 03144068 CN 03144068 A CN03144068 A CN 03144068A CN 1578197 A CN1578197 A CN 1578197A
Authority
CN
China
Prior art keywords
source
clock
crystal oscillator
value
independent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 03144068
Other languages
Chinese (zh)
Other versions
CN100488082C (en
Inventor
张展
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Priority to CN 03144068 priority Critical patent/CN100488082C/en
Publication of CN1578197A publication Critical patent/CN1578197A/en
Application granted granted Critical
Publication of CN100488082C publication Critical patent/CN100488082C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Manipulation Of Pulses (AREA)

Abstract

本发明公开了一种时钟源频率偏移检测方法,其中方法为:从网元设备的多路参考源中选择出待测时钟源信号;将网元设备中主用时钟设备的时钟信号作为计数时钟,分别对各路待测时钟源信号计数,并得到多路计数值;分别对多路计数值计算标准阈值,以及分别计算多路计数值相互间的相对阈值,并将所得的标准阈值和相对阈值按规定顺序构成组合阈值;利用所述组合阈值查询判决表,至少得到跟踪源、主用时钟设备晶振和备用时钟设备晶振之一的告警内容;上报所述的告警内容及各路待检测时钟源信号的频率偏移值。

Figure 03144068

The invention discloses a clock source frequency offset detection method, wherein the method is: selecting a clock source signal to be tested from multiple reference sources of network element equipment; clock, respectively counting each channel of clock source signals to be tested, and obtaining multiple counting values; calculating standard thresholds for multiple counting values, and calculating relative thresholds between multiple counting values, and calculating the obtained standard thresholds and The relative thresholds form a combined threshold in a prescribed order; use the combined threshold to query the judgment table, and at least obtain the alarm content of one of the tracking source, the main clock device crystal oscillator, and the backup clock device crystal oscillator; report the alarm content and each channel to be detected The frequency offset value of the clock source signal.

Figure 03144068

Description

时钟源频率偏移检测方法Clock source frequency offset detection method

技术领阈Technology threshold

本发明涉及光通信网络技术,尤其涉及光通信网络中设备时钟源频率偏移检测方法。The invention relates to optical communication network technology, in particular to a method for detecting frequency offset of a device clock source in an optical communication network.

背景技术Background technique

在光通信网络中,时钟在传输设备中起到举足轻重的作用,所有传输的信号必须由时钟来统一同步。全网时钟应该是同步的或偏差在一定范围内,使信号有良好的传输质量,于是许多产品中提出了对晶振的好坏以及外同步参考源、线路源进行即时监控的要求。In the optical communication network, the clock plays a pivotal role in the transmission equipment, and all transmitted signals must be synchronized by the clock. The clock of the whole network should be synchronized or the deviation is within a certain range, so that the signal has good transmission quality, so many products put forward the requirement of real-time monitoring of the quality of the crystal oscillator, external synchronization reference source and line source.

目前对时时钟源的检测方法主要有以下两种方案:At present, there are mainly two methods for detecting the clock source:

技术方案一:Technical solution one:

时钟源有无检测:当时钟源丢失时,通过相关的逻辑检测出时钟源已丢失并上报,单板软件将此路时钟源置坏。如果置坏的时钟源是当前跟踪源,则作出进入保持或自由振荡的相关指令,使锁相环进入保持或自由振荡模式,再通过软件选择优先级列表中的其他路时钟进行跟踪,从而保持系统同步。虽然该方案能检测出丢失的时钟源,但存在以下缺点:Whether the clock source is detected: When the clock source is lost, the relevant logic is used to detect that the clock source has been lost and report it, and the board software will disable the clock source. If the clock source to be damaged is the current tracking source, make a relevant instruction to enter the hold or free oscillation mode, so that the phase-locked loop enters the hold or free oscillation mode, and then use the software to select other clocks in the priority list to track, so as to keep System synchronization. Although this scheme can detect lost clock sources, it has the following disadvantages:

1、只有时钟源完全丢失时才能进行检测,对于时钟源当前的频偏值以及时钟源的优劣没有实时的检测机制,这样对时钟源质量的及时检测有很大的局限性。例如,当时钟源劣化到无法跟踪时,没有相应的检测来上报时钟源劣化状态,致使锁相环继续跟踪劣化时钟;或者非跟踪时钟源已劣化到无法跟踪也不能上报,在时钟源倒换中仍然作为备用时钟源,容易形成误倒换,破坏系统同步状态。1. Only when the clock source is completely lost can it be detected. There is no real-time detection mechanism for the current frequency offset value of the clock source and the quality of the clock source, so the timely detection of the quality of the clock source has great limitations. For example, when the clock source is degraded to the point where it cannot be tracked, there is no corresponding detection to report the degradation status of the clock source, causing the phase-locked loop to continue to track the degraded clock; Still as a backup clock source, it is easy to cause false switching and destroy the synchronization state of the system.

2、不能对锁相环晶振进行检测。主用晶振在使用过程中会出现老化或损坏,使得晶振输出频率范围发生偏移,严重的导致锁相环失锁。而这种检测方法无法获得晶振的频率偏移情况,即使晶振老化或损坏也无告警上报;备用晶振出现老化或损坏时,主用单板同样无法得知,容易形成误倒换,导致倒换后时钟性能劣化,破坏系统同步。2. The phase-locked loop crystal oscillator cannot be detected. The main crystal oscillator will be aged or damaged during use, which will cause the output frequency range of the crystal oscillator to shift, which will seriously cause the phase-locked loop to lose lock. However, this detection method cannot obtain the frequency offset of the crystal oscillator. Even if the crystal oscillator is aging or damaged, there will be no alarm report; when the standby crystal oscillator is aging or damaged, the main board will also not be able to know, and it is easy to cause wrong switching, resulting in clock failure after switching. Degraded performance, disrupting system synchronization.

技术方案二:Technical solution two:

该方案为多数表决时钟源检测方法。多数表决判断时钟源优劣是以大多数正确时钟源为基础的。在频偏检测中由于没有绝对精准的时钟作为基准,没有办法直接得到各时钟源绝对的频率值,所以要得到较为准确的频偏数据只能以各时钟源间相对的频差作为判断依据,再通过多数表决选出其中准确的时钟源,以它为基准获得其他源的频偏数值。按照多数表决的原则在检测的频率中大多数处与同一频率范围的就是认为准确频率值,而其余的少数范围外的则是存在频偏的。多数表决就是通过设定的阈值范围来判断参考源以及晶振是属于多数准确的,还是少数错误的,以此来判断时钟源质量的好坏。多数表决由简单的二维表来判断表中时钟源的优劣,它的主要原则是认为多数处于相同质量水平的时钟源都是优质的,而少数处于其他质量水平的时钟源即是劣质的。This scheme is a majority voting clock source detection method. The majority vote judges whether the clock source is good or bad is based on the majority of correct clock sources. In frequency offset detection, since there is no absolutely accurate clock as a reference, there is no way to directly obtain the absolute frequency value of each clock source. Therefore, to obtain more accurate frequency offset data, the relative frequency difference between each clock source can only be used as the basis for judgment. Then the accurate clock source is selected by majority vote, and the frequency offset value of other sources is obtained based on it. According to the principle of majority voting, most of the detected frequencies are in the same frequency range as accurate frequency values, while the remaining few frequencies outside the range have frequency deviations. The majority vote is to judge whether the reference source and the crystal oscillator belong to the majority accurate or the minority error through the set threshold range, so as to judge the quality of the clock source. The majority vote uses a simple two-dimensional table to judge the pros and cons of the clock sources in the table. Its main principle is that most clock sources at the same quality level are high-quality, while a few clock sources at other quality levels are inferior .

技术方案二存在以下缺点:Technical scheme two has the following disadvantages:

1、不能对锁相环晶振进行检测。主用晶振在使用过程中出现老化或损坏,使得晶振输出频率范围发生偏移,导致锁相环失锁。这种检测方法无法获得晶振的优劣情况,即使晶振老化或损坏也无告警上报,破坏系统同步。备用晶振出现老化或损坏时,主用单板无法得知,容易形成误倒换,导致倒换后时钟性能劣化,破坏系统同步。1. The phase-locked loop crystal oscillator cannot be detected. The main crystal oscillator is aged or damaged during use, which causes the output frequency range of the crystal oscillator to shift, resulting in the loss of lock of the phase-locked loop. This detection method cannot obtain the pros and cons of the crystal oscillator, even if the crystal oscillator is aging or damaged, there will be no alarm report, which will destroy the system synchronization. When the standby crystal oscillator is aging or damaged, the main board cannot know it, and it is easy to cause wrong switching, resulting in the degradation of the clock performance after the switching, and destroying the synchronization of the system.

2、在判决中默认大多数源为正常的时钟源,这种判决标准存在很多问题。首先在时钟源较少的情况下无法进行判断或判断不准确,例如只有两路参考源,如何判断多数为正常。其次当多数参考源出现损坏时,判决标准会受到很大影响,出现锁相环选择参考源失误。2. In the judgment, most sources are regarded as normal clock sources by default. There are many problems in this judgment standard. First of all, when there are few clock sources, the judgment cannot be made or the judgment is inaccurate. For example, there are only two reference sources, how to judge that most of them are normal. Secondly, when most of the reference sources are damaged, the judgment standard will be greatly affected, and the phase-locked loop will make a mistake in selecting the reference source.

3、只能上报时钟源的优劣,无法获得时钟源实时的频偏值,不能及时的了解时钟源偏移的具体数据。3. Only the advantages and disadvantages of the clock source can be reported, but the real-time frequency deviation value of the clock source cannot be obtained, and the specific data of the clock source deviation cannot be known in time.

4、对待检测的时钟源数量有严格的限制,一旦时钟源数量超过预定限度将无法对多余时钟源进行检测,这就需要对不同的配置使用不同的判决机制,无法保证系统时钟的多样化配置得到兼容性的检测机制。4. There are strict restrictions on the number of clock sources to be detected. Once the number of clock sources exceeds the predetermined limit, it will not be possible to detect redundant clock sources. This requires different judgment mechanisms for different configurations, and the diversified configuration of system clocks cannot be guaranteed. Get compatibility detection mechanism.

发明内容Contents of the invention

本发明的目的在于提供一种时钟源频率偏移检测方法,以解决现技术中不能及时准确检测时钟源频偏情况和晶振优劣的缺点。The object of the present invention is to provide a clock source frequency offset detection method to solve the shortcomings of the prior art that cannot timely and accurately detect the clock source frequency offset and the quality of the crystal oscillator.

本发明提供以下技术方案:The invention provides the following technical solutions:

一种时钟源频率偏移检测方法,用于检测同步网络系统中网元设备的时钟及晶振情况;该方法包括步骤:A clock source frequency offset detection method, used to detect clocks and crystal oscillators of network element equipment in a synchronous network system; the method includes steps:

A、从网元设备的多路参考源中选择出待测时钟源信号;A. Select the clock source signal to be tested from the multi-channel reference sources of the network element equipment;

B、将网元设备中主用时钟设备的时钟信号作为计数时钟,分别对各路待测时钟源信号计数,并得到多路计数值;B. Using the clock signal of the main clock device in the network element device as the counting clock, counting each clock source signal to be tested respectively, and obtaining multi-channel counting values;

C、分别对多路计数值计算标准阈值,以及分别计算多路计数值相互间的相对阈值,并将所得的标准阈值和相对阈值按规定顺序构成组合阈值;C. Calculating standard thresholds for the multi-channel count values and calculating the relative thresholds between the multi-channel count values respectively, and forming the combined thresholds in a prescribed order with the obtained standard thresholds and relative thresholds;

D、利用所述组合阈值查询判决表,至少得到跟踪源、主用时钟设备晶振和备用时钟设备晶振之一的告警内容;D. Use the combination threshold to query the judgment table, and at least obtain the alarm content of one of the tracking source, the main clock device crystal oscillator and the standby clock device crystal oscillator;

E、上报所述的告警内容及各路待检测时钟源信号的频率偏移值。E. Report the alarm content and the frequency offset value of each clock source signal to be detected.

其中:in:

当待测时钟源信号中包含独立源时,在步骤D中根据独立源的标准阈值确定独立源的好坏,并在步骤D中上报。When the clock source signal to be tested includes an independent source, in step D, determine whether the independent source is good or bad according to the standard threshold of the independent source, and report in step D.

当网元设备中存在跟踪源和备用时钟设备时,优先选择跟踪源和备用时钟设备时钟,若同一设备上有多个时钟源需要检测,则只检测优先级最高并且存在的时钟源。When there are tracking sources and backup clock devices in the network element device, the clocks of the tracking source and backup clock devices are selected first. If multiple clock sources need to be detected on the same device, only the clock source with the highest priority and existing clock source is detected.

步骤A中所述的多路时钟源信号至少包括配置在时钟源优先级列表中所有的时钟源信号。The multiple clock source signals in step A include at least all clock source signals configured in the clock source priority list.

当优先级列表中的时钟源数量少于预定值时,自动搜索存在的时钟源作为参考源。When the number of clock sources in the priority list is less than a predetermined value, an existing clock source is automatically searched for as a reference source.

所述待测时钟源信号中包含的独立源按时钟源优先级列表中优先级从高到低的顺序进行选择。The independent sources contained in the clock source signal to be tested are selected according to the order of priority from high to low in the clock source priority list.

当时钟源优先级列表中还有未被选择用于参与查询判断表的独立源时:When there are independent sources in the clock source priority list that are not selected to participate in the query judgment table:

在步骤B中还轮流对所述独立源信号进行计数;In step B, the independent source signals are also counted in turn;

步骤C中还将计数值与预定标准数值比较得到各路独立源的频率偏移值;In step C, the count value is also compared with a predetermined standard value to obtain the frequency offset value of each independent source;

步骤D中还根据所述频率偏移值确定独立源的好坏;以及In step D, it is also determined whether the independent source is good or bad according to the frequency offset value; and

步骤E中上报这些独立源的好坏及频率偏移值。In step E, the quality and frequency offset values of these independent sources are reported.

本发明能够及时有效的对优先级列表中的各路时钟源和锁相环晶振的输出频率范围进行准确的检测,并通过相关的处理达到了准确的告警以及时钟源切换和主备晶振切换;同时提供各路时钟源及时频偏数据,且精度可按需通过计数器的位数进行调整;而且对不同配置的时钟系统具有很好兼容性,适用于各种不同配置的优先级列表。The present invention can timely and effectively detect each clock source in the priority list and the output frequency range of the phase-locked loop crystal oscillator, and achieve accurate alarm, clock source switching, and main-standby crystal oscillator switching through related processing; At the same time, various clock sources and frequency offset data are provided, and the accuracy can be adjusted according to the number of digits of the counter; and it has good compatibility with different configuration clock systems, and is suitable for priority lists of various configurations.

附图说明Description of drawings

图1A、图1B为频偏检测模块的结构图;1A and 1B are structural diagrams of a frequency offset detection module;

图2为计数器的时序图;Figure 2 is a timing diagram of the counter;

图3为跟踪源和备用设备晶振主要判决流程图;Fig. 3 is the main judgment flow chart of tracking source and standby equipment crystal oscillator;

图4为独立源和备用设备晶振主要判决流程图;Fig. 4 is the main judgment flow chart of independent source and standby equipment crystal oscillator;

图5为跟踪源和独立源主要判决流程图;Fig. 5 is the flow chart of the main judgment of the tracking source and the independent source;

图6为全独立源主要判决流程图。Fig. 6 is a flow chart of the main judgment of the fully independent source.

具体实施方式Detailed ways

在同步网络系统中,网元设备时钟是通过数字锁相环对参考源锁相输出系统时钟的,而对于晶振而言都存在一个压控范围,在压控范围内晶振频率与压控电压成线性关系,超出压控范围成非线性关系。所以在设计锁相环时就考虑到使晶振工作在压控范围内,保证输出频率的准确性。例如将设备数字锁相环的数字模拟转化值(以下简称DA值)的范围设定为A~B。一旦参考源发生了频率偏移,DA值就会随偏移方向进行改变继续跟踪,但是如果频偏超出了DA值可控的范围锁相环即失锁,这时DA值按参考频率偏移方向被置为最大值B或最小值A,这是频偏检测的一条重要依据。In a synchronous network system, the clock of the network element equipment is phase-locked to the reference source through the digital phase-locked loop to output the system clock. For the crystal oscillator, there is a voltage control range. Within the voltage control range, the frequency of the crystal oscillator is proportional to the voltage control voltage. Linear relationship, beyond the range of voltage control into a nonlinear relationship. Therefore, when designing the phase-locked loop, it is considered to make the crystal oscillator work within the voltage control range to ensure the accuracy of the output frequency. For example, the range of the digital-to-analog conversion value (hereinafter referred to as DA value) of the digital phase-locked loop of the device is set as A˜B. Once the reference source has a frequency offset, the DA value will change with the offset direction and continue to track, but if the frequency offset exceeds the controllable range of the DA value, the phase-locked loop will lose lock, and the DA value will be offset by the reference frequency. The direction is set to the maximum value B or the minimum value A, which is an important basis for frequency offset detection.

备用设备时钟是以模拟锁相环跟踪主用设备时钟的,所以在正常情况下它与主时钟也应该保持同步。备用设备通过输出一路反馈时钟信号给主设备进行主备互锁,因此可以利用这一路时钟信号来判断主备板的锁定情况。The clock of the backup device tracks the clock of the master device through an analog phase-locked loop, so it should also be synchronized with the master clock under normal conditions. The backup device outputs a feedback clock signal to the master device for active/standby interlocking, so this clock signal can be used to determine the locking status of the active and standby boards.

一般情况下,在设备的时钟源优先级列表中配置有多路时钟源(备用设备时钟包含在存在时钟源中,但不包含在优先级列表中)。正常工作时主时钟跟踪优先级最高的时钟源,该时钟源称为跟踪源,其余未被跟踪的时钟源称为独立源。对于独立源可以通过晶振的DA值范围来判断是否可以跟踪,如果参考源频率在DA值范围内则可以跟踪,超出该范围则无法跟踪,这也是频偏检测的一条理论依据。标准晶振的牵引范围按标准应为-4.6~+4.6PPM,在本实施例中把频偏检测的晶振牵引范围定到-5~+5PPM。Generally, multiple clock sources are configured in the clock source priority list of the device (the clock of the standby device is included in the existing clock source, but not included in the priority list). During normal operation, the main clock tracks the clock source with the highest priority. This clock source is called a tracking source, and the remaining clock sources that are not tracked are called independent sources. For independent sources, the DA value range of the crystal oscillator can be used to judge whether it can be tracked. If the reference source frequency is within the DA value range, it can be tracked. If it exceeds this range, it cannot be tracked. This is also a theoretical basis for frequency offset detection. The pulling range of the standard crystal oscillator should be -4.6~+4.6PPM according to the standard. In this embodiment, the pulling range of the crystal oscillator for frequency offset detection is set at -5~+5PPM.

本发明以主用时钟设备晶振输出为基准,对需要检测的参考源信号及晶振输出信号计数,通过计数值来获取相关信息。The invention takes the crystal oscillator output of the main clock device as a reference, counts the reference source signal to be detected and the output signal of the crystal oscillator, and obtains relevant information through the count value.

参阅图1A所示,频偏检测模块的逻辑部分包括由选择寄存器、计数器和输出接口。选择寄存器用于接收多路参考源信号,并从中选择需要检测的时钟信号输出;计数器接收选择寄存器输出的时钟信号并对其计数后通过输出接口输出计数值。计数器的计数时钟输入端与主用时钟设备晶振输出连接,利用主用时钟设备晶振的输出信号作为计数时钟。Referring to FIG. 1A, the logic part of the frequency offset detection module includes a selection register, a counter and an output interface. The selection register is used to receive multiple reference source signals, and select the clock signal output to be detected; the counter receives the clock signal output by the selection register and counts it, and then outputs the count value through the output interface. The counting clock input terminal of the counter is connected with the crystal oscillator output of the main clock device, and the output signal of the crystal oscillator of the main clock device is used as the counting clock.

参阅图1B所示,由于对频率较高的信号计数需要性能高的器件,为了降低对器件性能的要求,在选择寄存器的输入端连接分频器,使参考源信号分频后变成低频信号。同样,在计数器的计数时钟输入端与主用时钟设备晶振输出端之间连接分频器,将晶振的输出信号分频后作为计数时钟。As shown in Figure 1B, since high-performance devices are required for counting signals with high frequencies, in order to reduce the requirements for device performance, a frequency divider is connected to the input of the selection register, so that the reference source signal becomes a low-frequency signal after frequency division . Similarly, a frequency divider is connected between the counting clock input terminal of the counter and the crystal oscillator output terminal of the main clock device, and the frequency-divided output signal of the crystal oscillator is used as the counting clock.

以下以图1B为例对本发明进行详细说明。The present invention will be described in detail below by taking FIG. 1B as an example.

参阅图1B,选择寄存器为5个32选1选择寄存器,从多路参考源中选出5路作为待测信号。选择寄存器为可编程逻辑器件,实现一些逻辑功能,如时钟源的选择调配等。选择寄存器通过接口接收处理器的相关控制命令。Referring to FIG. 1B , the selection registers are five 32-to-1 selection registers, and five channels are selected from multiple reference sources as signals to be tested. The selection register is a programmable logic device, which realizes some logic functions, such as the selection and allocation of the clock source. The selection register receives relevant control commands of the processor through the interface.

计数器为5个16位计数器,每一个计数器利用主用设备的晶振输出分频后的信号作为计数时钟对一路待测信号进行同步计数。参阅图2所示的计数器时序,以达到0.1PPM的计数精度为例,设备晶振输出为10M,待测低频时钟信号为1K,则需要计1000个1K周期(1000/(10000000*1000)=0.1PPM),所以计数器首先对1000个1K周期通过10M下降沿计数,在计数到1001时产生一个脉宽两周期的寄存器读使能信号CNT-REFRESH,通过10M上升沿读计数器;随后产生脉宽两周期的计数器清零使能信号CNT-CLEAR,通过10M下降沿对计数器清零。计数数据在寄存器中一直保持到下一次读数(以下说明均以此例为基准)。The counters are five 16-bit counters, and each counter uses the frequency-divided signal output by the crystal oscillator of the master device as the counting clock to synchronously count one channel of the signal to be tested. Refer to the timing sequence of the counter shown in Figure 2. Taking the counting accuracy of 0.1PPM as an example, the crystal oscillator output of the device is 10M, and the low-frequency clock signal to be tested is 1K, so 1000 1K cycles need to be counted (1000/(10000000*1000)=0.1 PPM), so the counter first counts 1000 1K cycles through the 10M falling edge, and generates a register read enable signal CNT-REFRESH with a pulse width of two cycles when counting to 1001, and reads the counter through the 10M rising edge; then generates a pulse width of two The periodic counter clearing enable signal CNT-CLEAR clears the counter through the 10M falling edge. The counting data is kept in the register until the next reading (the following descriptions are based on this example).

可在每一计数器的输出端设置寄存器,以暂存计数器输出的计数值,供设备中的处理模块读取。没有寄存器时,计数器完成计数时可通过中断信号通过处理模块读取计数值。A register can be set at the output end of each counter to temporarily store the count value output by the counter for reading by the processing module in the device. When there is no register, the count value can be read through the processing module through the interrupt signal when the counter finishes counting.

频偏检测的主要工作过程如下:The main working process of frequency offset detection is as follows:

(1)网元设备上有包括外同步源、线路源和备用时钟晶振等多路时钟源信号,这些时钟源通过分频后成为低频时钟信号输入选择寄存器。(1) There are multiple clock source signals on the network element equipment, including external synchronization sources, line sources, and backup clock crystal oscillators. These clock sources become low-frequency clock signal input selection registers after frequency division.

网元设备的时钟优先级列表中配置的时钟源都应作为输入。如果优先级列表内的时钟源加上备用时钟设备的时钟源不足4个时,则自动搜索存在的时钟源作为输入。The clock sources configured in the clock priority list of network element devices should be used as input. If there are less than 4 clock sources in the priority list plus the clock source of the backup clock device, it will automatically search for existing clock sources as input.

(2)5个选择器按时钟源在优先级列表中的优先级从中选择出5路待测信号。(2) 5 selectors select 5 channels of signals to be tested according to the priority of the clock source in the priority list.

由于备用时钟设备的时钟不在优先级列表中,因此只要该时钟源存在就应选择。对于独立源,按其在优先级列表的优先级从高到低的顺序选择。Since the clock of the standby clock device is not in the priority list, this clock source should be selected as long as it exists. For independent sources, they are selected in descending order of their priority in the priority list.

(3)5路计数分别对5路待测信号进行计数,输出计数值A1、A2、A3、A4、A5,然后对前四路计数值A1、A2、A3、A4计算标准阈值,再计算出相对值A1-A2、A1-A3、A1-A4、A2-A3、A2-A4、A3-A4的相对阈值,将标准阈值和相对值按一定顺序构成组合阈值。(3) The 5-channel counting counts the 5-channel signals to be tested respectively, and outputs the count values A1, A2, A3, A4, A5, and then calculates the standard threshold value for the first four-channel count values A1, A2, A3, A4, and then calculates For relative thresholds of relative values A1-A2, A1-A3, A1-A4, A2-A3, A2-A4, A3-A4, standard thresholds and relative values are combined in a certain order to form combined thresholds.

a、标准阈值:按上述举例,则是计算计数器输出的计数值与标准值16进制数9680H(9680H即主板晶振输出10M对1K的信号计数得到的16进制值,也就是1K与10M同步时的的计数值)的差值所处的频率范围。这个差值体现的是两频率的频差,换算成PPM相当于每差1对应两频率相差0.1PPM。a. Standard threshold: According to the above example, it is to calculate the count value output by the counter and the standard value of the hexadecimal number 9680H (9680H is the hexadecimal value obtained by counting the signal of 10M from the motherboard crystal oscillator output, that is, 1K and 10M are synchronized The frequency range in which the difference of the count value at time is located. This difference reflects the frequency difference between the two frequencies, converted into PPM is equivalent to every difference of 1 corresponds to a difference of 0.1PPM between the two frequencies.

b、相对阈值:计数器输出两两之间的差值所处的频率范围。b. Relative threshold: the frequency range in which the difference between two counter outputs is located.

根据频率偏移值的大小分成五个阈值范围:According to the size of the frequency offset value, it is divided into five threshold ranges:

阈值-3表示:差值<=-5PPM;Threshold -3 means: difference <= -5PPM;

阈值-2表示:-5PPM<差值<-0.3PPM;Threshold -2 means: -5PPM<difference<-0.3PPM;

阈值1表示:-0.3PPM<=差值<=0.3PPM;Threshold 1 means: -0.3PPM<=difference<=0.3PPM;

阈值+2表示:0.3PPM<差值<5PPM;Threshold +2 means: 0.3PPM<difference<5PPM;

阈值+3表示:差值>=5PPM;其中5个PPM代表晶振的锁定范围。Threshold +3 means: difference >= 5PPM; where 5PPM represents the locking range of the crystal oscillator.

计算标准阈值则是:先将前四路计数值A1、A2、A3、A4与标准数值9680H计算差值;计算各差值对应的频率偏移值;根据各频率偏移值所属的范围得到对应的标准阈值。Calculating the standard threshold value is: first calculate the difference between the first four count values A1, A2, A3, A4 and the standard value 9680H; calculate the frequency offset value corresponding to each difference value; get the corresponding value according to the range of each frequency offset value standard threshold.

计算相对阈值则是:计算相对值A1-A2、A1-A3、A1-A4、A2-A3、A2-A4、A3-A4对应的频率偏移值;根据各频率偏移值所属的范围得到对应的相对阈值。Calculating the relative threshold is: calculating the frequency offset values corresponding to the relative values A1-A2, A1-A3, A1-A4, A2-A3, A2-A4, A3-A4; relative threshold.

如:计算出的标准阈值分别为:1、-2、2、-3,计算出的相对阈值为:2、-2、-2、2、1、2,则按顺序将这些值构成组合阈值:1-22-32-2-2212。For example: the calculated standard thresholds are: 1, -2, 2, -3, and the calculated relative thresholds are: 2, -2, -2, 2, 1, 2, then these values are formed into a combination threshold in order : 1-22-32-2-2212.

(4)用组合阈值查询判决表,获取晶振及时钟源状态的告警内容。(4) Use the combined threshold to query the judgment table to obtain the alarm content of the status of the crystal oscillator and the clock source.

判决表只是用来判断当前跟踪源、主板晶振、备板晶振的好坏。判决表内容主要分阈值和告警两部分,利用多数表决、锁相环特性和系统特性综合形成,主要用到的锁相环特性是锁相环的牵引范围,以及超出牵引范围后的工作在上限和下限的特性;系统特性则是传输产品对于时钟的处理方法,例如选源、备份、倒换等。每一组组合阈值对应判决表中的一种告警,通过告警获取晶振及时钟源的好坏。如:将上步中的组合阈值1-22-32-2-2212从相应的判决表中查找对应的告警信号。The judgment table is only used to judge whether the current tracking source, mainboard crystal oscillator, and backup board crystal oscillator are good or bad. The content of the judgment table is mainly divided into two parts: threshold and alarm. It is formed by using majority voting, PLL characteristics and system characteristics. and the characteristics of the lower limit; system characteristics are the processing methods of transmission products for clocks, such as source selection, backup, switching, etc. Each group of combined thresholds corresponds to an alarm in the decision table, and the quality of the crystal oscillator and clock source is obtained through the alarm. For example: look up the corresponding alarm signal from the corresponding decision table for the combination threshold 1-22-32-2-2212 in the previous step.

(5)第五路计数器输出A5专门用于检测优先级列表中未被选择参与查询判决表的独立源,其计数结果不作为判决表依据,只用于上报检测源的频偏值。(5) The fifth counter output A5 is specially used to detect independent sources in the priority list that are not selected to participate in querying the decision table. The counting result is not used as the basis for the decision table, but is only used to report the frequency offset value of the detection source.

优先级列表中的时钟源会按照顺序进入前4个计数器中,完成判决表的查表,得出相应的告警和处理。由于四个计数器中除了备用设备晶振外,只能再有3路时钟源,但优先级列表中可能配置有3路以上的时钟源,这样多出的其他时钟源(独立源)将无法检测。因此,利用第五路计数器对这些源进行轮换检测,也就是说此计数器中的时钟源不固定。例如:优先级列表中有5路时钟源,有3路在判决表中判断,剩余的2路在第5路计数器中计数,先计1路一段时间,再计另1路一段时间,这样轮换,每计数一次都将计出的值与正常的源比较,如果相差在满足要求的范围内,则此源是好的,如果超出范围则此源是坏的。The clock sources in the priority list will enter the first 4 counters in order, complete the table lookup of the judgment table, and obtain corresponding alarms and processing. Since the four counters can only have 3 clock sources except the crystal oscillator of the standby device, but there may be more than 3 clock sources configured in the priority list, so other additional clock sources (independent sources) will not be detected. Therefore, the fifth counter is used to perform rotation detection on these sources, that is to say, the clock source in this counter is not fixed. For example: there are 5 clock sources in the priority list, 3 clock sources are judged in the judgment table, and the remaining 2 clock sources are counted in the counter of the 5th clock source, one channel is counted for a period of time, and the other channel is counted for a period of time, so that the rotation , compare the counted value with the normal source at each count, if the difference is within the range that meets the requirements, the source is good, and if it exceeds the range, the source is bad.

独立源的处理原则:Processing principles for independent sources:

独立源的好坏采用独立源是否在主板晶振锁定范围内来判断:当前主用时钟设备晶振DA值+独立源偏移的PPM值转换成的DA值是否在主板晶振的锁定范围内(A~B),如果在锁定范围内,则独立源正常,否则,独立源频偏过大。Whether the independent source is good or not is judged by whether the independent source is within the locking range of the mainboard crystal oscillator: whether the DA value converted from the crystal oscillator DA value of the current main clock device + the PPM value of the independent source offset is within the locking range of the mainboard crystal oscillator (A~ B), if it is within the locking range, the independent source is normal, otherwise, the frequency deviation of the independent source is too large.

PPM值转换成DA值的方法:The method of converting PPM value to DA value:

DA值=PPM值*系数=(计数值/10)*系数;DA value = PPM value * coefficient = (count value/10) * coefficient;

系数=(锁定范围上限-下限)/(晶振牵引范围*2)Coefficient = (Upper Limit of Locking Range - Lower Limit)/(Crystal Pulling Range*2)

其中:牵引范围跟晶振有关,要求牵引范围必须大于判决表的牵引范围。Among them: the pulling range is related to the crystal oscillator, and it is required that the pulling range must be greater than the pulling range of the judgment table.

在主用时钟设备晶振正常的情况下,说明晶振输出频率准确,可以作为基准频率,这时按计数器输出计算各时钟源频偏,通过命令行可查询具体数值;但是当晶振检测到坏时,无准确基准源,即停止计算频偏量。When the crystal oscillator of the main clock device is normal, it means that the output frequency of the crystal oscillator is accurate and can be used as the reference frequency. At this time, the frequency deviation of each clock source is calculated according to the output of the counter, and the specific value can be queried through the command line; but when the crystal oscillator is detected to be broken, If there is no accurate reference source, stop calculating the frequency offset.

(6)最终将各路检测源的频率偏移值和查表产生的告警自动上报给计算机,并执行相应的操作。(6) Finally, the frequency offset value of each detection source and the alarm generated by the look-up table are automatically reported to the computer, and corresponding operations are performed.

本实施例中判决表的拟制原则:The drafting principle of the judgment table in this embodiment:

在实际情况中,设备通常配有主用时钟设备(后称为主板)和备用时钟设备(后称为备板),时钟源优先级列表中配置多路时钟源(正常工作时主时钟跟踪优先级最高的时钟源在此称为跟踪源,其余未被跟踪的源称为独立源)。但是还有可能出现:只配有一个时钟设备的无备板状况;无跟踪源的自由振荡状况;以及无跟踪源也无备板的状况。而且优先级列表中时钟源的个数也是不确定的。所以判决表按类型可以分为:有跟踪源有备板、无跟踪源有备板、有跟踪源无备板、无跟踪源无备板四种类型。每种类型又按参与判决时钟源的个数分为二元、三元、四元判决表。In actual situations, the device is usually equipped with a master clock device (hereinafter referred to as the main board) and a backup clock device (hereinafter referred to as the standby board), and multiple clock sources are configured in the clock source priority list (the main clock tracking priority in normal operation The clock source with the highest level is called the tracking source, and the rest of the untracked sources are called independent sources). But there may also be: no standby board with only one clock device; free oscillation without tracking source; and no tracking source and no standby board. Moreover, the number of clock sources in the priority list is also uncertain. Therefore, the judgment table can be divided into four types by type: with tracking source and backup board, without tracking source and backup board, with tracking source but no backup board, without tracking source and no backup board. Each type is divided into binary, ternary, and quaternary judgment tables according to the number of clock sources participating in the judgment.

判决表内容主要分阈值和告警两部分。The content of the judgment table is mainly divided into two parts: threshold and alarm.

阈值判断锁定情况的方法如下:The method of judging the locking situation by the threshold value is as follows:

(1)、跟踪源的阈值:1~说明跟踪正常;2~说明跟踪源超出牵引范围,主板晶振频率被拉至最高,且0.3PPM<相差<5ppm;-2~说明跟踪源超出牵引范围,主板晶振频率被拉至最低,且-5PPM<相差<0.3PPM;3~说明跟踪源超出牵引范围,主板晶振频率被拉至最高,且相差>=5PPM;-3~说明跟踪源超出牵引范围,主板晶振频率被拉至最低,且相差<=-5PPM。(1) Threshold of the tracking source: 1~ indicates that the tracking is normal; 2~ indicates that the tracking source is out of the traction range, the motherboard crystal frequency is pulled to the highest, and 0.3PPM < difference < 5ppm; -2 ~ indicates that the tracking source is out of the traction range, The motherboard crystal frequency is pulled to the lowest, and -5PPM<difference<0.3PPM; 3~indicates that the tracking source is out of the traction range, the motherboard crystal frequency is pulled to the highest, and the difference>=5PPM; -3~indicates that the tracking source is out of the traction range, The motherboard crystal frequency is pulled to the lowest, and the difference is <=-5PPM.

(2)、备板晶振的阈值:1~说明跟踪正常;2~说明失锁,主板晶振频率超出备板晶振牵引范围,备板晶振被拉至最低,且0.3PPM<相差<5ppm;-2~说明失锁,主板晶振频率超出备板晶振牵引范围,备板晶振被拉至最高,且-5PPM<相差<0.3PPM;3~说明失锁,主板晶振频率超出备板晶振牵引范围,备板晶振被拉至最低,且相差>=5PPM;-3~说明失锁,主板晶振频率超出备板晶振牵引范围,备板晶振被拉至最高,且相差<=-5PPM。(2) Threshold of the crystal oscillator on the standby board: 1~ indicates that the tracking is normal; 2~ indicates that the lock is lost, the frequency of the crystal oscillator on the main board exceeds the pulling range of the crystal oscillator on the backup board, and the crystal oscillator on the backup board is pulled to the lowest level, and 0.3PPM < difference < 5ppm; -2 ~Indicates that the lock is lost, the frequency of the main board crystal oscillator exceeds the range of the crystal oscillator of the backup board, and the crystal oscillator of the backup board is pulled to the highest level, and -5PPM<difference<0.3PPM; The crystal oscillator is pulled to the lowest level, and the difference is >= 5PPM; -3~ indicates that the lock is lost, the frequency of the main board crystal oscillator is beyond the pulling range of the backup board crystal oscillator, and the backup board crystal oscillator is pulled to the highest, and the difference is <= -5PPM.

(3)、独立源与主板晶振可否锁定:主板晶振当前DA值+独立源偏移的PPM值转换成的DA值是否在主板晶振的锁定范围内(A~B)。(3) Whether the independent source and the motherboard crystal oscillator can be locked: whether the DA value converted from the current DA value of the motherboard crystal oscillator + the PPM value of the independent source offset is within the locking range of the motherboard crystal oscillator (A~B).

(4)、跟踪源、独立源与备板晶振可否锁定:跟踪源、独立源是否在备板晶振锁定范围内。(4) Whether the tracking source, independent source and the crystal oscillator of the standby board can be locked: whether the tracking source and independent source are within the crystal oscillator locking range of the standby board.

(5)、跟踪源与独立源是否一致:1~说明一致;2~说明不一致,但相差不大;-2~说明不一致,但相差不大;3~说明不一致,相差较大;-3~说明不一致,相差较大。(5) Whether the tracking source is consistent with the independent source: 1 ~ the description is consistent; 2 ~ the description is inconsistent, but the difference is not big; -2 ~ the description is inconsistent, but the difference is not big; 3 ~ the description is inconsistent, the difference is large; -3 ~ The descriptions are inconsistent and quite different.

参阅图3、图4、图5和图6的判决流程图,各流程图是列制该类型判决表的流程图的主要依据。Referring to the judgment flow charts of Fig. 3, Fig. 4, Fig. 5 and Fig. 6, each flow chart is the main basis for making the flow chart of this type of judgment table.

参阅图3:跟踪源和备板晶振的主要判断流程如下:Refer to Figure 3: The main judgment process of tracking source and standby crystal oscillator is as follows:

步骤300:判断跟踪源是否失锁,如果不是则进行步骤301,否则进行步骤304;Step 300: Determine whether the tracking source is out of lock, if not, go to step 301, otherwise go to step 304;

步骤301:判断主备板是否失锁,如果不是则确定主备板正常(步骤302),否则确定备板晶振坏(步骤303);Step 301: judging whether the main and standby boards are out of lock, if not, then determine that the main and standby boards are normal (step 302), otherwise determine that the crystal vibration of the standby board is broken (step 303);

步骤304:判断跟踪源是否在备板晶振锁定范围内,如果不是则进行步骤305,否则确定主板晶振坏(步骤306);Step 304: Determine whether the tracking source is within the locked range of the crystal oscillator on the standby board, if not, proceed to step 305, otherwise determine that the main board crystal oscillator is broken (step 306);

步骤305:判断多数独立源是否在主板晶振锁定范围内,如果不是则进行步骤307,否则确定跟踪源坏(步骤308);Step 305: judge whether most of the independent sources are within the locking range of the motherboard crystal oscillator, if not, proceed to step 307, otherwise determine that the tracking source is broken (step 308);

步骤307:判断多数独立源是否在备板晶振锁定范围内,如果不是则进行步骤309,否则确定主板晶振坏(步骤410);Step 307: judging whether most independent sources are in the crystal oscillator locking range of the backup board, if not, proceed to step 309, otherwise determine that the main board crystal oscillator is broken (step 410);

步骤309:判断是否有参考源在主板晶振锁定范围内,如果没有则进行步骤311,否则确定跟踪源坏(步骤312);Step 309: judging whether there is a reference source within the locking range of the motherboard crystal oscillator, if not, proceed to step 311, otherwise determine that the tracking source is broken (step 312);

步骤311:判断是否有参考源在备板晶振锁定范围内,如果没有则确定主板晶振坏(步骤313),否则确定备板晶振坏(步骤314)。Step 311: Determine whether there is a reference source within the crystal oscillator locking range of the standby board, if not, determine that the crystal oscillator of the main board is broken (step 313), otherwise determine that the crystal oscillator of the standby board is broken (step 314).

参阅图4,独立源和备板晶振的主要判决流程如下:Referring to Figure 4, the main judgment process of the independent source and standby crystal oscillators is as follows:

步骤200:判断主备板是否失锁,如果不是则进行步骤201,否则进行步骤208;Step 200: Determine whether the main and standby boards are out of lock, if not, go to step 201, otherwise go to step 208;

步骤201:判断是否有独立源在主板晶振锁定范围内,如果不是则进行步骤202,否则进行步骤203;Step 201: judging whether there is an independent source within the crystal oscillator locking range of the motherboard, if not, proceed to step 202, otherwise proceed to step 203;

步骤202:判断是否有独立源在备板晶振锁定范围内,如果没有则进行独立源检测(步骤204);否则进行主备倒换(步骤205);Step 202: Judging whether there is an independent source within the crystal oscillator locking range of the standby board, if not, then carry out independent source detection (step 204); otherwise, perform active-standby switchover (step 205);

步骤203:判断独立源频率是否相同,如果不是则确定主备板正常(步骤206),否则确定源不一致(步骤207);Step 203: judge whether the independent source frequency is the same, if not then determine that the active and standby boards are normal (step 206), otherwise determine that the source is inconsistent (step 207);

步骤208:判断是否主板晶振锁定范围内的独立源少于备板晶振,如果不是则确定备板晶原振坏(步骤209),否则确定主板晶振坏(步骤210)。Step 208: Determine whether there are fewer independent sources within the locking range of the motherboard crystal oscillator than the standby crystal oscillator, if not, determine that the primary crystal oscillator of the standby board is damaged (step 209), otherwise determine that the motherboard crystal oscillator is damaged (step 210).

参阅图5,跟踪源和独立源的主要判决流程如下:Referring to Figure 5, the main judgment process of tracking source and independent source is as follows:

步骤10:判断跟踪源是否失锁,如果不是则进行步骤20,否则进行步骤30;Step 10: Determine whether the tracking source is out of lock, if not, go to step 20, otherwise go to step 30;

步骤20:判断跟踪源和独立源频率是否相同;如果是则确定跟踪源正常(步骤22);否则确定源不一致(步骤21);Step 20: determine whether the frequency of the tracking source and the independent source are the same; if so, determine that the tracking source is normal (step 22); otherwise determine that the source is inconsistent (step 21);

步骤30:判断是否有独立源在主板晶振锁定范围内;如果是则确定跟踪源坏(步骤32);否则确定主用时钟设备晶振坏(步骤31)。Step 30: Determine whether there is an independent source within the crystal oscillator locking range of the main board; if yes, determine that the tracking source is broken (step 32); otherwise, determine that the main clock device crystal oscillator is broken (step 31).

参阅图6,全独立源的主要判决流程如下:Referring to Figure 6, the main judgment process of the fully independent source is as follows:

步骤100:判断是否多数独立源在主板晶振锁定范围内;如果是则进行步骤120,否则进行步骤110;Step 100: judging whether most of the independent sources are within the crystal oscillator locking range of the motherboard; if yes, proceed to step 120, otherwise proceed to step 110;

步骤110:判断多数独立源频率是否一致;如果是则进行独立源检测(步骤112),否则确定主用时钟设备晶振坏(步骤111);Step 110: judging whether the frequency of most independent sources is consistent; if so, then carry out independent source detection (step 112), otherwise determine that the crystal vibration of the main clock device is broken (step 111);

步骤120:判断独立源频率是否一致;如果是则进行独立源检测(步骤122),否则确定独立源正常(步骤121)。Step 120: Determine whether the frequency of the independent source is consistent; if yes, perform independent source detection (step 122), otherwise determine that the independent source is normal (step 121).

二元表拟制原则:The principle of binary table imitation:

二元表参考源个数:2个Number of binary table reference sources: 2

阈值分配:第一位是参考源1的阈值((参考源1计数值-9680H)的阈值);第二位是参考源2的阈值;第三位是参考源1-参考源2的阈值。Threshold allocation: the first bit is the threshold of reference source 1 (threshold of (count value of reference source 1-9680H)); the second bit is the threshold of reference source 2; the third bit is the threshold of reference source 1-reference source 2.

四种表类型:Four table types:

1、跟踪源+备板晶振1. Tracking source + spare board crystal oscillator

举例:“111”跟踪正常。Example: "111" tracking is normal.

告警:正常。Warning: normal.

“222”主板晶振无法跟踪参考源,跟踪源在备板晶振锁定范围内。"222" The crystal oscillator of the main board cannot track the reference source, and the tracking source is within the locked range of the crystal oscillator of the backup board.

告警:主板晶振坏。Warning: The motherboard crystal oscillator is broken.

“12-2”主板晶振跟踪正常,备板晶振失锁。"12-2" The main board's crystal oscillator is tracking normally, and the backup board's crystal oscillator is out of lock.

告警:备板晶振坏。Warning: The crystal oscillator of the standby board is broken.

2、独立源+备板晶振2. Independent source + spare board crystal oscillator

举例:“111”锁定正常,独立源在主板晶振锁定范围内。Example: "111" is locked normally, and the independent source is within the crystal oscillator locking range of the motherboard.

告警:正常。Warning: normal.

“212”锁定正常,独立源在主板晶振锁定范围内。"212" is locked normally, and the independent source is within the crystal oscillator locking range of the main board.

告警:正常。Warning: normal.

“22-2”主备板失锁,独立源在本晶振锁定范围内。"22-2" The main and standby boards are out of lock, and the independent source is within the locking range of the local crystal oscillator.

告警:备板晶振坏。Warning: The crystal oscillator of the standby board is broken.

“322”主备板失锁,独立源在本晶振锁定范围内。"322" The main and standby boards are out of lock, and the independent source is within the locking range of the local crystal oscillator.

告警:主板晶振坏。Warning: The motherboard crystal oscillator is broken.

3、跟踪源+独立源3. Tracking source + independent source

举例:“111”跟踪正常,独立源在主板晶振锁定范围内。Example: "111" tracking is normal, and the independent source is within the crystal oscillator locking range of the motherboard.

告警:正常。Warning: normal.

“2-22”主板晶振无法跟踪参考源,独立源在主板晶振锁定范围内。"2-22" The motherboard crystal oscillator cannot track the reference source, and the independent source is within the lock range of the motherboard crystal oscillator.

告警:参考源1坏。Warning: Reference source 1 bad.

“221”主板晶振无法跟踪参考源,独立源不在主板晶振锁定范围内。"221" The motherboard crystal oscillator cannot track the reference source, and the independent source is not within the lock range of the motherboard crystal oscillator.

告警:主板晶振坏。Warning: The motherboard crystal oscillator is broken.

4、独立源+独立源4. Independent source + independent source

举例:“111”独立源在主板晶振锁定范围内。Example: "111" independent source is within the crystal oscillator locking range of the motherboard.

告警:正常。Warning: normal.

“2-22”独立源在主板晶振锁定范围内,时钟源不一致。"2-22" The independent source is within the crystal oscillator locking range of the motherboard, and the clock source is inconsistent.

告警:源不一致。Warning: Inconsistent sources.

“331”独立源都不在主板晶振锁定范围内。"331" independent sources are not within the scope of the motherboard crystal oscillator lock.

告警:主板晶振坏。Warning: The motherboard crystal oscillator is broken.

三元表拟制原则:Three-dimensional table virtual principle:

列表原则:同二元表List principle: same as binary list

三元表参考源个数:3个Number of ternary table reference sources: 3

阈值分配:第一位是参考源1的阈值;第二位是参考源2的阈值;第三位是参考源3的阈值;第四位是参考源1-参考源2的阈值;第五位是参考源2-参考源3的阈值;第六位是参考源1-参考源3的阈值。Threshold distribution: the first digit is the threshold of reference source 1; the second digit is the threshold of reference source 2; the third digit is the threshold of reference source 3; the fourth digit is the threshold of reference source 1-reference source 2; the fifth digit It is the threshold value of reference source 2-reference source 3; the sixth bit is the threshold value of reference source 1-reference source 3.

四种表类型:Four table types:

1、跟踪源+独立源+备板晶振1. Tracking source + independent source + standby board crystal oscillator

举例:“2-212-21”主板晶振无法跟踪参考源,独立源在主板晶振锁定范围内。For example: "2-212-21" motherboard crystal oscillator cannot track the reference source, and the independent source is within the lock range of the motherboard crystal oscillator.

告警:参考源1坏。Warning: Reference source 1 bad.

“11-2122”主板晶振跟踪正常,备板晶振失锁。"11-2122" The main board's crystal oscillator is tracking normally, and the backup board's crystal oscillator is out of lock.

告警:备板晶振坏。Warning: The crystal oscillator of the standby board is broken.

“222122”主板晶振无法跟踪参考源,跟踪源在备板晶振锁定范围内。"222122" The crystal oscillator of the main board cannot track the reference source, and the tracking source is within the locked range of the crystal oscillator of the backup board.

告警:主板晶振坏。Warning: The motherboard crystal oscillator is broken.

2、两个独立源+备板晶振2. Two independent sources + standby board crystal oscillator

举例:“22-3133”主备板失锁,独立源在主板晶振锁定范围内。For example: "22-3133" the main board and the standby board are out of lock, and the independent source is within the crystal oscillator lock range of the main board.

告警:备板晶振坏。Warning: The crystal oscillator of the standby board is broken.

“332122”主备板失锁,独立源在对晶振锁定范围内。"332122" The active and standby boards are out of lock, and the independent source is within the locking range of the crystal oscillator.

告警:主板晶振坏。Warning: The motherboard crystal oscillator is broken.

3、跟踪源+两个独立源3. Tracking source + two independent sources

举例:“2-2-2212”主板晶振无法跟踪参考源,独立源在主板晶振锁定范围内。Example: "2-2-2212" motherboard crystal oscillator cannot track the reference source, and the independent source is within the lock range of the motherboard crystal oscillator.

告警:参考源1坏。Warning: Reference source 1 bad.

“222111”主板晶振无法跟踪参考源,独立源不在主板晶振锁定范围内。"222111" The motherboard crystal oscillator cannot track the reference source, and the independent source is not within the lock range of the motherboard crystal oscillator.

告警:主板晶振坏。Warning: The motherboard crystal oscillator is broken.

4、三个独立源4. Three independent sources

举例:“2-222-21”独立源在主板晶振锁定范围内,时钟源不一致。Example: "2-222-21" independent source is within the crystal oscillator locking range of the motherboard, and the clock source is inconsistent.

告警:源不一致。Warning: Inconsistent sources.

“333111”独立源都不在主板晶振锁定范围内。"333111" independent sources are not within the scope of the motherboard crystal oscillator lock.

告警:主板晶振坏。Warning: The motherboard crystal oscillator is broken.

四元表拟制原则:Quaternary Table Simulation Principles:

列表原则:同二元表List principle: same as binary list

四元表参考源个数:4个Quaternary table reference source number: 4

阈值分配:第一位是参考源1的阈值;第二位是参考源2的阈值;第三位是参考源3的阈值;第四位是参考源4的阈值;第五位是参考源1-参考源2的阈值;第六位是参考源1-参考源3的阈值;第七位是参考源1-参考源4的阈值;第八位是参考源2-参考源3的阈值;第九位是参考源2-参考源4的阈值;第十位是参考源1-参考源4的阈值。Threshold allocation: the first digit is the threshold of reference source 1; the second digit is the threshold of reference source 2; the third digit is the threshold of reference source 3; the fourth digit is the threshold of reference source 4; the fifth digit is the threshold of reference source 1 - the threshold of reference source 2; the sixth bit is the threshold of reference source 1-reference source 3; the seventh bit is the threshold of reference source 1-reference source 4; the eighth bit is the threshold of reference source 2-reference source 3; The nine digits are the threshold value of reference source 2-reference source 4; the tenth digit is the threshold value of reference source 1-reference source 4.

四种表类型:Four table types:

1、跟踪源+两个独立源+备板晶振(“*”代表任意阈值)1. Tracking source + two independent sources + standby crystal oscillator ("*" stands for any threshold)

举例:“2-21-2******”主板晶振无法跟踪参考源,独立源在主板晶振锁定范围内。For example: "2-21-2 ****** " The motherboard crystal oscillator cannot track the reference source, and the independent source is within the lock range of the motherboard crystal oscillator.

告警:参考源1坏。Warning: Reference source 1 bad.

“1113******”主板晶振跟踪正常,备板晶振失锁。“1113 **** ” The main board’s crystal oscillator is tracking normally, and the standby board’s crystal oscillator is out of lock.

告警:备板晶振坏。Warning: The crystal oscillator of the standby board is broken.

“2222111***”主板晶振无法跟踪参考源,跟踪源在备板晶振锁定范围内。“2222111 *** ” The crystal oscillator of the main board cannot track the reference source, and the tracking source is within the locked range of the crystal oscillator of the backup board.

告警:主板晶振坏。Warning: The motherboard crystal oscillator is broken.

2、三个独立源+备板晶振2. Three independent sources + standby board crystal oscillator

举例:“222-211*1**”主备板失锁,独立源在主板晶振锁定范围内。For example: "222-211 * 1 ** " The main board and the standby board are out of lock, and the independent source is within the crystal oscillator lock range of the main board.

告警:备板晶振坏。Warning: The crystal oscillator of the standby board is broken.

“333111***”主备板失锁,独立源在对晶振锁定范围内。“333111 *** ” The main and standby boards are out of lock, and the independent source is within the locking range of the crystal oscillator.

告警:主板晶振坏。Warning: The motherboard crystal oscillator is broken.

3、跟踪源+三个独立源3. Tracking source + three independent sources

举例:“2-2-22******”主板晶振无法跟踪参考源,独立源在主板晶振锁定范围内。Example: "2-2-22 ****** " The motherboard crystal oscillator cannot track the reference source, and the independent source is within the lock range of the motherboard crystal oscillator.

告警:参考源1坏。Warning: Reference source 1 bad.

“2222111111”主板晶振无法跟踪参考源,独立源不在主板晶振锁定范围内。"2222111111" The motherboard crystal oscillator cannot track the reference source, and the independent source is not within the lock range of the motherboard crystal oscillator.

告警:主板晶振坏。Warning: The motherboard crystal oscillator is broken.

4、四个独立源4. Four independent sources

举例:“2-222******”独立源在主板晶振锁定范围内,时钟源不一致。For example: "2-222 ****** " The independent source is within the crystal oscillator locking range of the motherboard, and the clock source is inconsistent.

告警:源不一致。Warning: Inconsistent sources.

“333111****”独立源都不在主板晶振锁定范围内。"333111 **** " independent sources are not within the scope of the motherboard crystal oscillator lock.

告警:主板晶振坏。Warning: The motherboard crystal oscillator is broken.

告警内容:Alarm content:

根据判决表判断出的跟踪源和晶振好坏情况,需要上报一系列告警和相关处理,判决表中按照各种情况共列出了二十五种告警。According to the judgment table to determine whether the tracking source and the crystal oscillator are good or bad, a series of alarms and related processing need to be reported. The judgment table lists a total of 25 alarms according to various situations.

本实施例软件模块部分的实现:The realization of the software module part of this embodiment:

软件主要功能是根据当前时钟源情况选择相对应的判决表,根据各个时钟源的频偏情况分配阈值,在根据阈值从判决表里查找处理方法。The main function of the software is to select the corresponding judgment table according to the current clock source, assign the threshold value according to the frequency deviation of each clock source, and search the processing method from the judgment table according to the threshold value.

判决表按类型分为四种,在软件中分别以:0代表无跟踪源,无备板;1代表有跟踪源,无备板;2代表无跟踪源,有备板;3代表有跟踪源,有备板。每种类型判决表分别对应:4元表,3元表,2元表。根据时钟源的情况选择判决表类型和维数,优先选择4元表,有跟踪源、有备板的判决表。The judgment table is divided into four types according to the type. In the software, they are respectively: 0 means no tracking source, no backup board; 1 means tracking source, no backup board; 2 means no tracking source, backup board; 3 means tracking source , with a spare board. Each type of judgment table corresponds to: 4-element table, 3-element table, and 2-element table. Select the type and dimension of the judgment table according to the clock source. Preferentially choose a 4-element table, a judgment table with a tracking source, and a backup board.

检测范围:优先级列表里状态存在的时钟源,主板晶振,备板晶振。Detection range: the clock source in the status of the priority list, the crystal oscillator of the main board, and the crystal oscillator of the backup board.

选源原则:Source selection principle:

1)同一设备上如果有多个时钟源需要检测,则只检测优先级最高并且存在的时钟源。1) If there are multiple clock sources to be detected on the same device, only the clock source with the highest priority and existing is detected.

2)如果时钟源不足4个,则自动搜索存在的时钟源加到检测列表里,参与判决过程。2) If there are less than 4 clock sources, automatically search for existing clock sources and add them to the detection list to participate in the judgment process.

计数原则:硬件提供5个计数器,其中前4个用来计数判决表的时钟源,最后1个用来计数独立源的频偏情况。如果有多个独立源,则用最后一个计数器轮换着计数。计数时必然存在1的变化,为了避免在边界处抖动,前后两次记数相差为1,则还是把前一次的记数结果送去频偏检测。Counting principle: The hardware provides 5 counters, of which the first 4 are used to count the clock source of the decision table, and the last one is used to count the frequency deviation of the independent source. If there are multiple independent sources, the last counter is used to count alternately. There must be a change of 1 when counting. In order to avoid jitter at the boundary, the difference between the two counts before and after is 1, and the count result of the previous count is still sent to the frequency offset detection.

查表原则:为了提高查表速度,又尽量缩小表规模,于是把每张判决表分成多个小表。小表里存放着时钟源不同的相对值组合的处理结果。Table lookup principle: In order to increase the speed of table lookup and minimize the size of the table, each judgment table is divided into multiple small tables. The processing results of different relative value combinations of clock sources are stored in the small table.

1)先根据表的类型和时钟源的阈值情况查找相应的小表。1) First search for the corresponding small table according to the type of the table and the threshold value of the clock source.

2)根据各时钟源间相对值的阈值在表里查找相应的处理结果。2) Find the corresponding processing results in the table according to the threshold value of the relative value between each clock source.

为了避免在失锁到锁定过程产生错误的判断,查表结果必须经过多次过滤,如5次。In order to avoid erroneous judgments during the process from losing lock to locking, the table lookup result must be filtered multiple times, for example, 5 times.

在本发明中,选择寄存器和计数器并不仅限于5个,可根据需增加和减少;根据参与判决的时钟数,判决表也可为五元表等。In the present invention, the number of selection registers and counters is not limited to 5, which can be increased or decreased as needed; according to the number of clocks participating in the judgment, the judgment table can also be a five-element table, etc.

Claims (18)

1, a kind of clock source frequency bias detecting method is used for detecting the clock and the crystal oscillator situation of synchronous network system network element device; It is characterized in that comprising step:
A, from the multichannel reference source of network element device, select clock source signals to be measured;
B, with the clock signal of active clock equipment in the network element device as counting clock, respectively to each road clock source signals counting to be measured, and obtain the multiple metering value;
C, respectively to multiple metering value basis of calculation threshold value, and calculate the mutual relative threshold of multiple metering value respectively, and with the level threshold value of gained and relative threshold in accordance with regulations order constitute combined threshold value;
D, utilize described combined threshold value inquiry decisional table, obtain the warning content of one of tracing source, active clock equipment crystal oscillator and standby clock equipment crystal oscillator at least;
E, report the frequency offseting value of described warning content and each road tested clock source signals.
2, the method for claim 1, it is characterized in that, when having tracing source and standby clock equipment in the network element device, preferentially select tracing source and standby clock equipment clock, if have a plurality of clocks source to need to detect on the same equipment, then only detect the clock source that priority is the highest and exist.
3 the method for claim 1 is characterized in that, the multichannel reference clock source signal described in the steps A comprises at least and is configured in all clock source signals in the priority list of clock source.
4, method as claimed in claim 3 is characterized in that, when the clock source quantity in the priority list was less than predetermined value, the clock source of search existence was as the reference source automatically.
5, method as claimed in claim 3 is characterized in that, the independent source that comprises in the described clock source signals to be measured is selected by clock source priority list medium priority order from high to low.
6, the method for claim 1 is characterized in that, when comprising independent source in the clock source signals to be measured, determines the quality of independent source according to the level threshold value of independent source in step D, and reports in step D.
7, method as claimed in claim 3 is characterized in that, when not being selected for the independent source that participates in the inquiry judging table in the priority list of clock source in addition:
In step B, also in turn described independent source signal is counted;
Also count value and preassigned numeric ratio are obtained the frequency offseting value of each road independent source among the step C;
Also determine the quality of independent source among the step D according to described frequency offseting value; And
Report the quality and the frequency offseting value of these independent sources in the step e.
8, as claim 6 or 7 described methods, it is characterized in that, the quality of independent source is by judge whether " the current frequency values of active clock equipment crystal oscillator+independent source frequency offseting value " is determined in the lock-in range of active clock equipment crystal oscillator, if in lock-in range, determine that then this independent source is normal; Otherwise, determine that this independent source frequency deviation is excessive.
9, the method for claim 1 is characterized in that, steps A comprises step:
A1, multipath clock source signal frequency division is obtained the multichannel low frequency signal;
A2, from the multichannel low frequency signal, select clock source signals to be measured.
10, as claim 1 or 9 described methods, it is characterized in that, among the step B, with behind the output clock division of active clock equipment crystal oscillator as counting clock.
11, the method for claim 1 is characterized in that, step C comprises step:
Respectively with each a road count value and a preassigned numerical computations difference with calculate each road count value relative difference each other;
Calculate the frequency offseting value of each difference and relative difference correspondence;
According to the frequency deviation range under the frequency offseting value, obtain the level threshold value of difference correspondence and the relative threshold of relative difference correspondence.
12, as claim 7 or 11 described methods, it is characterized in that the count value that described preassigned numerical value counts to get the active clock equipment clock for the counting clock that adopts and the active clock equipment clock is synchronous.
13, the method for claim 1 is characterized in that, described decisional table utilizes majority voting, phase-locked loop characteristics and system clock processing method characteristic comprehensively to form.
14, the method for claim 1, it is characterized in that described decisional table is divided into according to tracing source and standby clock equipment situation has tracing source to have standby clock equipment, no tracing source that standby clock equipment is arranged, have tracing source not have standby clock equipment, no tracing source does not have four types of standby clock equipment.
15, method as claimed in claim 14, it is characterized in that, every type decisional table is divided into binary, ternary, quaternary decisional table and polynary judgement table by the number that participates in judgement clock source, and described decisional table comprises the described level threshold value in clock source and threshold value part and the alarm part that described relative threshold of respectively adjudicating the clock source is formed of respectively adjudicating.
16, method as claimed in claim 15 is characterized in that, described each decisional table is made up of the identical little table of a plurality of structures, and described little table is being deposited the alarm of the different relative threshold combination in clock source.
17, method as claimed in claim 15 is characterized in that, when inquiring about described decisional table, at first according to the type selecting decisional table type in clock source, selects the dimension of decisional table according to the number in clock source.
18, method as claimed in claim 17 is characterized in that, preferentially selects 4 yuan of decisional tables or/and tracing source is arranged, the decisional table of slave board is arranged.
CN 03144068 2003-07-28 2003-07-28 Clock source frequency shift detecting method Expired - Fee Related CN100488082C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 03144068 CN100488082C (en) 2003-07-28 2003-07-28 Clock source frequency shift detecting method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 03144068 CN100488082C (en) 2003-07-28 2003-07-28 Clock source frequency shift detecting method

Publications (2)

Publication Number Publication Date
CN1578197A true CN1578197A (en) 2005-02-09
CN100488082C CN100488082C (en) 2009-05-13

Family

ID=34579580

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 03144068 Expired - Fee Related CN100488082C (en) 2003-07-28 2003-07-28 Clock source frequency shift detecting method

Country Status (1)

Country Link
CN (1) CN100488082C (en)

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2427327A (en) * 2005-04-27 2006-12-20 Agere Systems Inc Line-Timing in Packet-Based Networks
CN102480327A (en) * 2010-11-24 2012-05-30 中兴通讯股份有限公司 A method and device for quickly inspecting the frequency offset state of a clock board
CN102680782A (en) * 2012-06-08 2012-09-19 东莞市翔丰电子科技实业有限公司 Method for calculating high-frequency signal frequency by utilizing low-frequency clock source
CN103049038A (en) * 2011-10-17 2013-04-17 卡斯柯信号有限公司 Hardware clock synchronous circuit for two-out-of three safety system
CN103312307A (en) * 2013-05-13 2013-09-18 华为技术有限公司 Clock frequency deviation detection method and device
CN104283740A (en) * 2014-10-23 2015-01-14 天津市德力电子仪器有限公司 Method for online measurement of Ethernet frequency deviation
WO2015043397A1 (en) * 2013-09-30 2015-04-02 华为技术有限公司 Frequency shift detection method and device
CN102062817B (en) * 2009-11-13 2015-05-20 中兴通讯股份有限公司 Frequency offset detection method and device for crystal oscillator of electronic product
CN110690894A (en) * 2019-09-20 2020-01-14 上海励驰半导体有限公司 Clock failure safety protection method and circuit
CN112838861A (en) * 2020-12-31 2021-05-25 广东大普通信技术有限公司 Clock locking method, device, equipment and storage medium
CN112887122A (en) * 2019-11-29 2021-06-01 华为技术有限公司 Clock fault positioning method and network equipment
CN113098650A (en) * 2021-03-29 2021-07-09 大连市共进科技有限公司 Time deviation measuring method, device, communication equipment and readable storage medium
CN118393968A (en) * 2024-06-24 2024-07-26 杭州胜金微电子有限公司 Clock detection and control circuit

Cited By (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7539200B2 (en) 2005-04-27 2009-05-26 Agere Systems Inc. Line-timing in packet-based networks
GB2427327B (en) * 2005-04-27 2011-07-06 Agere Systems Inc Line-timing in packet-based networks
US8213436B2 (en) 2005-04-27 2012-07-03 Agere Systems Inc. Line-timing in packet-based networks
GB2427327A (en) * 2005-04-27 2006-12-20 Agere Systems Inc Line-Timing in Packet-Based Networks
US8774197B2 (en) 2005-04-27 2014-07-08 Agere Systems Llc Line-timing in packet-based networks
CN102062817B (en) * 2009-11-13 2015-05-20 中兴通讯股份有限公司 Frequency offset detection method and device for crystal oscillator of electronic product
CN102480327A (en) * 2010-11-24 2012-05-30 中兴通讯股份有限公司 A method and device for quickly inspecting the frequency offset state of a clock board
CN103049038A (en) * 2011-10-17 2013-04-17 卡斯柯信号有限公司 Hardware clock synchronous circuit for two-out-of three safety system
CN103049038B (en) * 2011-10-17 2015-10-14 卡斯柯信号有限公司 The hardware clock synchronizing circuit of two security systems is got for three
CN102680782A (en) * 2012-06-08 2012-09-19 东莞市翔丰电子科技实业有限公司 Method for calculating high-frequency signal frequency by utilizing low-frequency clock source
CN103312307B (en) * 2013-05-13 2015-12-02 华为技术有限公司 Clock frequency deviation detection method and device
CN103312307A (en) * 2013-05-13 2013-09-18 华为技术有限公司 Clock frequency deviation detection method and device
CN104518839A (en) * 2013-09-30 2015-04-15 华为技术有限公司 Frequency deviation detecting method and device
WO2015043397A1 (en) * 2013-09-30 2015-04-02 华为技术有限公司 Frequency shift detection method and device
US20160211969A1 (en) * 2013-09-30 2016-07-21 Huawei Technologies Co., Ltd. Frequency offset detection method and apparatus
CN104518839B (en) * 2013-09-30 2017-06-27 华为技术有限公司 frequency deviation detection method and device
US9755820B2 (en) * 2013-09-30 2017-09-05 Huawei Technologies Co., Ltd. Frequency offset detection method and apparatus
CN104283740A (en) * 2014-10-23 2015-01-14 天津市德力电子仪器有限公司 Method for online measurement of Ethernet frequency deviation
CN110690894A (en) * 2019-09-20 2020-01-14 上海励驰半导体有限公司 Clock failure safety protection method and circuit
CN110690894B (en) * 2019-09-20 2023-05-12 上海励驰半导体有限公司 Clock failure safety protection method and circuit
CN112887122B (en) * 2019-11-29 2022-11-04 华为技术有限公司 A clock fault location method and network device
WO2021104522A1 (en) * 2019-11-29 2021-06-03 华为技术有限公司 Method for locating clock fault and network apparatus
CN112887122A (en) * 2019-11-29 2021-06-01 华为技术有限公司 Clock fault positioning method and network equipment
JP2023504101A (en) * 2019-11-29 2023-02-01 華為技術有限公司 Method and network device for identifying clock faults
CN116074871A (en) * 2019-11-29 2023-05-05 华为技术有限公司 A clock fault location method and network equipment
JP7503631B2 (en) 2019-11-29 2024-06-20 華為技術有限公司 Method and network device for identifying clock failures - Patents.com
US12245180B2 (en) 2019-11-29 2025-03-04 Huawei Technologies Co., Ltd. Method and network device for locating clock fault
CN112838861A (en) * 2020-12-31 2021-05-25 广东大普通信技术有限公司 Clock locking method, device, equipment and storage medium
CN113098650A (en) * 2021-03-29 2021-07-09 大连市共进科技有限公司 Time deviation measuring method, device, communication equipment and readable storage medium
CN118393968A (en) * 2024-06-24 2024-07-26 杭州胜金微电子有限公司 Clock detection and control circuit

Also Published As

Publication number Publication date
CN100488082C (en) 2009-05-13

Similar Documents

Publication Publication Date Title
CN1578197A (en) Clock source frequency shift detecting method
CN1160634C (en) Serial/parallel conversion circuit, data transfer control device and electronic equipment
CN1301595C (en) Modulation device and method and DSV control bit generation method
CN1751440A (en) The digital PLL circuit
CN1782728A (en) Battery power detection device
CN1504853A (en) Parameter Correction Circuit and Parameter Correction Method
CN1021004C (en) Method and apparatus for encoding and decoding data in residue number system
CN1215257A (en) Frequency divider circuit and digital phase-locked loop circuit
CN1261993A (en) Function generating circuit, crystal oscillating device and method for adjusting the crystal oscillating device
CN1529941A (en) 8B/10B encoding and decoding for high-speed applications
CN1883116A (en) Variable delay circuit
CN1598959A (en) Optical disc device
CN1729528A (en) Frequency and phase control device and maximum likelihood decoder
CN1293410A (en) Data transmission control device and electron device
CN1086521C (en) Integrated circuit, system and method for reducing distortion between clock signal and data signal
CN1271837C (en) Synchronizer
CN1609628A (en) &#39;Beidou No.1&#39; satellite navigation system and GPS mutually preparing time service method and apparatus
CN1732388A (en) Semiconductor test device
CN1543742A (en) Motion detection device, image processing system, motion detection method, program, and recording medium
CN1951015A (en) Phase-locked loop circuit and information reproducing device
CN1920825A (en) Method and system for displaying performance constraints in a flow design tool
CN1677916A (en) System and method of phase-locking a transmit clock signal phase with a receive clock signal phase
CN1048597C (en) Vital rate decoder
CN1910843A (en) Optical signal quality monitoring circuit and optical signal quality monitoring method
CN1299535A (en) Phase-locked loop

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20090513

Termination date: 20160728