CN1300844C - Ball grid array package and its printed circuit board - Google Patents
Ball grid array package and its printed circuit board Download PDFInfo
- Publication number
- CN1300844C CN1300844C CNB2003101002909A CN200310100290A CN1300844C CN 1300844 C CN1300844 C CN 1300844C CN B2003101002909 A CNB2003101002909 A CN B2003101002909A CN 200310100290 A CN200310100290 A CN 200310100290A CN 1300844 C CN1300844 C CN 1300844C
- Authority
- CN
- China
- Prior art keywords
- signal
- power
- ground
- solder balls
- printed circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 229910000679 solder Inorganic materials 0.000 claims abstract description 49
- 239000000758 substrate Substances 0.000 claims abstract description 17
- 238000004806 packaging method and process Methods 0.000 claims description 51
- 239000002184 metal Substances 0.000 claims description 6
- 230000008054 signal transmission Effects 0.000 claims description 3
- 238000013461 design Methods 0.000 description 14
- 230000011664 signaling Effects 0.000 description 13
- 230000004888 barrier function Effects 0.000 description 5
- 238000005538 encapsulation Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 239000000843 powder Substances 0.000 description 2
- 230000006641 stabilisation Effects 0.000 description 2
- 238000011105 stabilization Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012856 packing Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000007306 turnover Effects 0.000 description 1
- 238000004804 winding Methods 0.000 description 1
Images
Landscapes
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
一种球栅阵列封装体及其使用的印刷电路板,包括一芯片放置于基板之上表面;多个电源/接地焊球设置于基板之下表面,并紧邻芯片的底部;多个信号焊球设置于基板的下表面,紧邻于电源/接地焊球,其中多个电源/接地焊球位于芯片与多个信号焊球之间。
A ball grid array package and a printed circuit board used therein, comprising a chip placed on the upper surface of a substrate; a plurality of power/ground solder balls arranged on the lower surface of the substrate and adjacent to the bottom of the chip; a plurality of signal solder balls arranged on the lower surface of the substrate and adjacent to the power/ground solder balls, wherein the plurality of power/ground solder balls are located between the chip and the plurality of signal solder balls.
Description
Technical field
The present invention discloses the soldered ball (solder balls) of a kind of BGA Package (ball-grid-array package) substrate and arranges framework, particularly relevant for a kind of power supply/ground connection soldered ball of base plate for packaging ball grid array and the arrangement framework of signal solder balls.
Prior art
Be the microminiaturization that reaches chip size and the continuous lifting of functional requirement, on a microchip, need to do best unit area configuration, and be the true(-)running that reaches work, Chip Packaging also by the design engineer one of the emphasis noted of palpus, how to make chip operation normal, and design the general more microminiaturized encapsulating structure of chip, under constantly design was researched and developed, BGA Package just proposed a kind of method of solution for this reason.
BGA Package is by suitable being arranged on the connection pads with the circuit substrate of one deck scaling powder of spherical metal soldered ball, after circuit substrate is heated to uniform temperature, because scaling powder is, the metal soldered ball dissolves the circuit plate that makes circuit substrate and another have lead-in wire and is connected, and does not handle and need not make other outside lead; So method for packing is not only more convenient in encapsulation, more can do the substrate design of multilayer in design, to increase the space of component design.
At present, the arrangement mode of signal and power supply still has its shortcoming in the existing BGA Package, because existing BGA Package has its fixing mode in the configuration of unit, because power supply/ground connection soldered ball and signal solder balls are close to the outer rim that is arranged at base plate for packaging mutually, therefore, when work is carried out, because two zone next-door neighbours are provided with event, to cause the mutual interference of signal phase and make chip computing generation problem, and the holding wire of signal solder balls must be walked around power supply/ground connection soldered ball, make holding wire must have bigger turnover, perhaps because signal solder balls and power supply/ground connection soldered ball are close to setting, make signal solder balls to be beneficial to the connection of holding wire via be connected to base plate for packaging at the base plate for packaging upper drill hole the 4th layer.
For avoiding disturbing the undesired of the chip operation that causes because of signal, and improve the power supply area power line external area is set, it is the printed circuit board (PCB) that proposes spherical grid array package body of the present invention and use thereof, by to power supply area and signaling zone position configuration again is set, solve the problem that prior art took place.
Summary of the invention
The signal that the invention provides a kind of BGA Package is arranged framework; by power supply area on the chip and signaling zone are done best configuration; avoid the interference of power supply or high frequency cause to reach to chip signal; cause the generation of the undesired or misoperation of work; in addition; because resetting in power supply and signal area, makes the pin of power supply obtain more effective area, more easy in design.
The present invention with the power supply area of spherical grid array package body be arranged at chip around, the signaling zone of packaging body is placed on the periphery, cause dwindling of power plane to avoid power supply area because of the next-door neighbour of signaling zone.The zone of power supply and signal can make the resulting effective area of power pin more enlarge after finishing the processing that reconfigures.
The accompanying drawing simple declaration
Figure 1A is the schematic top plan view that the soldered ball of base plate for packaging ball grid array of the present invention is arranged;
Figure 1B shows the generalized section that the soldered ball of base plate for packaging ball grid array of the present invention is arranged;
Fig. 2 is the generalized section of printed circuit board (PCB) of the present invention; And
Fig. 3 is the schematic top plan view of the signal solder balls backguy of printed circuit board (PCB) of the present invention.
Symbol description
31 base plate for packaging, 32 chips
33 power supplys/34 signal solder balls districts, ground connection soldered ball district
41,42,43 insulating barriers, 50 first signals layers
51 power supply signal layers, 52 ground signalling layer
53 secondary signal layers, 56 printed circuit board (PCB)
330 power supplys/ground connection soldered ball 331 power supplys/ground contact
340 signal solder balls, 341 signal contacts
342 holding wires, 351 conductive plugs
Embodiment
Relevant detailed content of the present invention and technology, conjunction with figs. is described as follows:
The present invention discloses a kind of spherical grid array package body, take advantage of a year integrated circuit (IC) chip at the upper surface of a base plate for packaging, and use encapsulation technology to connect integrated circuit (IC) chip and base plate for packaging, and a plurality of power supplys/ground connection soldered ball and a plurality of signal solder balls are set at the lower surface of base plate for packaging, wherein a plurality of power supplys/ground connection soldered ball is between a plurality of signal solder balls and integrated circuit (IC) chip bottom, make the power delivery of integrated circuit (IC) chip can be directly connected to power supply/ground connection soldered ball, need not the pile warp signal solder balls, moreover, signal solder balls can directly connect takes advantage of the printed circuit board (PCB) that carries this spherical grid array package body, make the wideer power plane of area is arranged between integrated circuit (IC) chip and the base plate for packaging, and the power plane of broad is also arranged between printed circuit board (PCB) and the base plate for packaging, to maintain the stability that signal transmits between the three.
The present invention discloses a kind of printed circuit board (PCB), on printed circuit board (PCB), have and take advantage of the zone of carrying spherical grid array package body, on this zone, arrange power supply/ground contact and signal contact, and power supply/ground contact and signal contact correspond respectively to the power supply/ground connection soldered ball and the signal solder balls of spherical grid array package body, wherein power supply/ground contact is between the integrated circuit (IC) chip of signal contact and spherical grid array package body, make the power supply/ground connection soldered ball of spherical grid array package body directly connect the power supply/ground contact of printed circuit board (PCB), increase the power plane area of packaging body and printed circuit board (PCB).
See also Figure 1A, this figure shows the lower surface vertical view of base plate for packaging 31, chip 32 is placed on the upper surface of base plate for packaging 31, in figure, represent the position of chip 32 on the upper surface of base plate for packaging 31, and power supply/ground connection soldered ball district 33 and signal solder balls district 34 is set on base plate for packaging 31 with dotted line; Wherein, substrate 31 is a base plate for packaging ball grid array, power supply/ground connection soldered ball district 33 at base plate for packaging 31 is provided with a plurality of power supplys/ground connection soldered ball 330, in order to transmit the power supply signal or the ground signalling of chip 32, in the signal solder balls district 34 of base plate for packaging 31 a plurality of signal solder balls 340 are set, in order to transmit the signal of chip 32.Being connected between chip 32 and power supply/ground connection soldered ball 330 and the signal solder balls 340, tie up to the upper surface of base plate for packaging 31, the mode of use metal bonding wire connects the weld pad between chip 32 and the base plate for packaging 31, because this is not an emphasis of the present invention partly, does not add detailed description at this.
Please continue to consult Figure 1A, power supply/ground connection soldered ball district 33 is near the position of chip 32, and signal solder balls district 34 is in close proximity to power supply/ground connection soldered ball district 33, and with profile, this power supply/ground connection soldered ball district 33 is between chip 32 and signal solder balls district 34.See also Figure 1B, chip 32 is positioned at the upper surface of base plate for packaging 31, power supply/ground connection soldered ball district 33 and signal solder balls district 34 are positioned at the lower surface of base plate for packaging 31, and power supply/ground connection soldered ball 330 is in close proximity to the position of the shared base plate for packaging 31 of chip 32, and signal solder balls 340 is in close proximity to the position of power supply/ground connection soldered ball 330.Such soldered ball arrangement mode, make the power supply signal or the ground signalling of chip 32 can be directly connected to power supply/ground connection soldered ball 330, and chip 32 to base plate for packaging 31 can have the wideer power plane of area or ground plane can, make chip 32 to more stable signal transmission is arranged between the base plate for packaging 31.
See also Fig. 2, this figure shows the printed circuit board (PCB) 56 of taking advantage of the base plate for packaging 31 that carries Figure 1A, is the soldered ball arrangement design that cooperates base plate for packaging 31, takes advantage of the printed circuit board (PCB) 56 that carries base plate for packaging 31 also must do the design of correspondence in power supply/ground area and signal area.
See also Fig. 2, printed circuit board (PCB) 56 is made up of four layer line roads, the ground floor circuit is first signals layer 50, second layer circuit is a power supply signal layer 51, the 3rd layer line road is a ground signalling floor 52, the 4th layer line road is a secondary signal floor 53, and power supply/ground contact 331 and signal contact 341 wherein are set respectively on secondary signal layer 53.One insulating barrier 41 is arranged between first signals layer 50 and the power supply signal layer 51, one insulating barrier 42 is arranged between power supply signal layer 51 and the ground signalling layer 52, one insulating barrier 43 is arranged between ground signalling layer 52 and the secondary signal layer 53, and insulating barrier 41,42,43 is in order to isolate the signal on four layer line roads, to avoid the short circuit of four layers of line layer.When the base plate for packaging 31 as Figure 1A is installed on the printed circuit board (PCB) 56, base plate for packaging 31 is positioned over the right side as power supply/ground contact 331 of Fig. 2, and the power supply of power ground contact 331 corresponding base plate for packaging/ground connection soldered ball 330, and the signal solder balls 340 of signal contact 341 corresponding base plate for packaging, that is power supply/ground contact 331 is positioned at the zone of next-door neighbour's base plate for packaging 31, signal contact 341 then is close to power supply/ground contact 331, in other words, power supply/ground contact 331 is between signal contact 341 and base plate for packaging 31.Arrange when printed circuit board (PCB) 56 uses such contact,, connect power supply/ground contact 331 and other line layer, in order to transmission power supply signal or the ground signalling chip to the base plate for packaging 31 via the conductive plug 351 on the four layer line roads of passing through printed circuit board (PCB).Via such design, power delivery between base plate for packaging and the printed circuit board (PCB), need not walk around the signal solder balls of base plate for packaging or the signal contact of printed circuit board (PCB), make that power plane or the ground plane between base plate for packaging and the printed circuit board (PCB) can have broader area.
Please consult Figure 1A and Fig. 2 simultaneously, the power supply of base plate for packaging 31/ground connection soldered ball 330 and signal solder balls 340 are connected to the power supply/ground contact 331 and signal contact 341 of printed circuit board (PCB) 56 respectively, with power supply signal, ground signalling and the generally transmission of signal of carrying out the chip 32 on base plate for packaging 31.
Please continue to consult Fig. 2, be arranged in inner ring and signal contact 341 is arranged in the layout designs of outer ring via power supply/ground contact 331, printed circuit board (PCB) 56 connects the wiring of signal contact 341, need not be via power supply/ground contact 331, can be wired directly to signal contact 341 via the outer ring, and need not utilize metal plug that signal contact 341 is connected to other line layer of printed circuit board (PCB) 56 again, to increase the signal stabilization degree between printed circuit board (PCB) and the base plate for packaging.
See also Fig. 3, the vertical view that shows printed circuit board (PCB) 56, the arrangement position of display power supply/ground contact 331 and signal contact 341 thereon, power supply/ground contact 331 is arranged in the inboard, signal contact 341 is to be arranged in the outside, printed circuit board (PCB) utilizes holding wire 342 to connect signal contacts 341, and all holding wires 342 need not pile warp power supply/ground contact 331, that is all signal contacts 341 can use holding wire 342 to be connected.Therefore, arrange via the soldered ball on the base plate for packaging of the present invention, power supply/ground connection soldered ball is arranged between chip and the signal solder balls, make and take advantage of the printed circuit board (PCB) that carries this base plate for packaging, its signal contact and power supply/ground contact are arranged in a similar manner, make that the signal contact of printed circuit can directly be connected with holding wire, need not use metal plug or perforation means that signal contact is connected to the ground floor signals layer, just can have sufficient holding wire winding space, therefore, with design of the present invention, base plate for packaging with power supply/ground connection soldered ball be arranged in fully chip around, and signal solder balls is arranged in outside power supply/ground connection soldered ball, makes that the integrated circuit on base plate for packaging has signal stabilization degree preferably.
It more than is the detailed description of the printed circuit board embodiment of spherical grid array package body of the present invention and use thereof, by in the detailed description of embodiment as can be known the present invention can solve effectively that prior art is produced because power supply signal disturbs the influence cause, can increase more that prior art chips substrate upper strata may be taken by signaling zone and the area that can't increase power supply area, improve the space of design, make the more elasticity and the utilization effectively of design of chip.
The above only is the preferred embodiments of the present invention, can not limit the scope that the present invention is implemented with it.Be all equivalent variations and modifications of doing according to the scope of claim of the present invention, all should still belong in the scope that claim of the present invention contains.
Claims (12)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2003101002909A CN1300844C (en) | 2003-10-10 | 2003-10-10 | Ball grid array package and its printed circuit board |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2003101002909A CN1300844C (en) | 2003-10-10 | 2003-10-10 | Ball grid array package and its printed circuit board |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1529358A CN1529358A (en) | 2004-09-15 |
| CN1300844C true CN1300844C (en) | 2007-02-14 |
Family
ID=34304009
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2003101002909A Expired - Lifetime CN1300844C (en) | 2003-10-10 | 2003-10-10 | Ball grid array package and its printed circuit board |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1300844C (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100361298C (en) * | 2005-08-10 | 2008-01-09 | 威盛电子股份有限公司 | Ball grid array packaging structure and substrate thereof |
| US9204543B2 (en) * | 2013-12-03 | 2015-12-01 | Infineon Technologies Ag | Integrated IC package |
| CN106331535A (en) * | 2015-07-06 | 2017-01-11 | 上海瑞艾立光电技术有限公司 | Image collection system |
| US10177107B2 (en) * | 2016-08-01 | 2019-01-08 | Xilinx, Inc. | Heterogeneous ball pattern package |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6084777A (en) * | 1997-04-23 | 2000-07-04 | Texas Instruments Incorporated | Ball grid array package |
| US6218731B1 (en) * | 1999-05-21 | 2001-04-17 | Siliconware Precision Industries Co., Ltd. | Tiny ball grid array package |
| US6246015B1 (en) * | 1998-05-27 | 2001-06-12 | Anam Semiconductor, Inc. | Printed circuit board for ball grid array semiconductor packages |
| CN1430267A (en) * | 2003-01-15 | 2003-07-16 | 威盛电子股份有限公司 | Ballgrid array parkaging body |
-
2003
- 2003-10-10 CN CNB2003101002909A patent/CN1300844C/en not_active Expired - Lifetime
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6084777A (en) * | 1997-04-23 | 2000-07-04 | Texas Instruments Incorporated | Ball grid array package |
| US6246015B1 (en) * | 1998-05-27 | 2001-06-12 | Anam Semiconductor, Inc. | Printed circuit board for ball grid array semiconductor packages |
| US6218731B1 (en) * | 1999-05-21 | 2001-04-17 | Siliconware Precision Industries Co., Ltd. | Tiny ball grid array package |
| CN1430267A (en) * | 2003-01-15 | 2003-07-16 | 威盛电子股份有限公司 | Ballgrid array parkaging body |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1529358A (en) | 2004-09-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10134663B2 (en) | Semiconductor device | |
| CN104392978B (en) | circuit substrate and semiconductor packaging structure | |
| TWI377657B (en) | Semiconductor chip package | |
| KR20140057982A (en) | Semiconductor package and method of manufacturing the semiconductor package | |
| TW201517240A (en) | Package structure and its manufacturing method | |
| JP3368870B2 (en) | Package substrate and semiconductor device having the same | |
| US6831233B2 (en) | Chip package with degassing holes | |
| US7230332B2 (en) | Chip package with embedded component | |
| KR102578797B1 (en) | Semiconductor package | |
| KR101123804B1 (en) | Semiconductor chip and stacked semiconductor package havng the same | |
| TW201705441A (en) | Semiconductor package structure | |
| CN1300844C (en) | Ball grid array package and its printed circuit board | |
| US20250132271A1 (en) | Semiconductor package | |
| KR100513422B1 (en) | Mounting structure in integrated circuit module | |
| CN215220719U (en) | Double-sided packaging structure | |
| US20220208624A1 (en) | Semiconductor package including dual stiffener | |
| CN101246872A (en) | Semiconductor package substrate | |
| KR101169688B1 (en) | Semiconductor Devices and Laminated Semiconductor Packages | |
| KR100776130B1 (en) | Stacked Semiconductor Packages | |
| CN100362657C (en) | Interconnect pads of semiconductor integrated circuits | |
| TWI832508B (en) | Electronic package | |
| TWI816499B (en) | Electronic package | |
| US20250079365A1 (en) | Semiconductor package for increasing bonding reliability | |
| US7939951B2 (en) | Mounting substrate and electronic apparatus | |
| CN100561725C (en) | Direct electrical connection flip chip packaging structure of semiconductor chip |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CX01 | Expiry of patent term | ||
| CX01 | Expiry of patent term |
Granted publication date: 20070214 |