CN1203359C

CN1203359C - flat panel display

Info

Publication number: CN1203359C
Application number: CN 02150430
Authority: CN
Inventors: 邱昌明
Original assignee: Toppoly Optoelectronics Corp
Current assignee: TPO Displays Corp
Priority date: 2002-11-12
Filing date: 2002-11-12
Publication date: 2005-05-25
Anticipated expiration: 2022-11-12
Also published as: CN1414423A

Abstract

The invention relates to a flat display panel, which comprises the following components: a substrate; a pixel matrix disposed on the substrate; a display control circuit, which is arranged on the substrate and electrically connected with the pixel matrix and controls the opening and closing of the pixel matrix; and the embedded test circuit is arranged on the substrate, is electrically connected with the display control circuit, tests the display control circuit, obtains a test result and outputs the test result to the outside of the panel.

Description

Flat display panel

Technical field

The present invention relates to a kind of display device, especially a kind of flat display panel with embedded testing circuit.

Background technology

See also Fig. 1, it is the function square configuration diagram of an at present common LCD panel of thin-film transistor, central part has a picture element matrix 10, and picture element matrix 10 is provided with horizontal scanning circuit 11 and vertical scanning circuit 12 on every side (if the size of picture element matrix 10 is very big, then must all be provided with horizontal scanning circuit in both sides and just have enough driving forces), and a drive integrated circult 13 (driver IC) that is arranged at panel 1 outside is connected with this panel by several signal wiring 14 (being generally a soft arranging wire), transmitting drive signal, and then drive this panel and show to this panel.

Because thin film transistor (TFT) improvement of Manufacturing Technology, feasible script is arranged in the vertical scanning circuit 11 of drive integrated circult 13 and horizontal scanning circuit 12 and can goes on the panel and finish, therefore when desire was finished sweep circuit on panel and carried out test procedure this type of, conventional means needed extra increasing on panel that the external test circuitry (not shown) is transmitted the required a plurality of tests signal pin 15 of signal.Thus, too much test will significantly increase the manufacturing cost of panel of LCD with the signal pin, but very few test pin number, but the speed and the accuracy of influence test under test structure commonly used.And how to improve this type of defective commonly used, for developing fundamental purpose of the present invention.

Summary of the invention

The object of the present invention is to provide a kind of flat display panel, its manufacturing cost can not increase with the signal pin because of increasing too much test, and the speed of test and accuracy can not be affected with the pin number because of very few test yet.

The present invention discloses a kind of flat display panel, and it includes following assembly: a substrate; One picture element matrix is arranged on this substrate; One display control circuit is arranged on this substrate and is electrically connected on this picture element matrix, and it controls the open and close of this picture element matrix; And an embedded testing circuit, being arranged on this substrate and being electrically connected on this display control circuit, it is tested this display control circuit and obtains after the test result to the outside output of panel.

Described flat display panel, wherein this substrate is a transparent substrates.

Described flat display panel, wherein this picture element matrix is for finishing the initiatively display pixel matrix of switch with thin film transistor (TFT).

Described flat display panel, wherein this display control circuit includes a horizontal scanning circuit at least.

Described flat display panel, wherein this display control circuit includes a vertical scanning circuit at least.

Described flat display panel, wherein this embedded testing circuit is exported this test result with the signal pin to the panel outside by a test.

Described flat display panel, wherein this embedded testing circuit and this display control circuit are shared a signal pin and are exported this test result to the panel outside.

Described flat display panel, wherein this display control circuit includes several offset buffer groups and a display drive logic circuit.

Described flat display panel, wherein this embedded testing circuit includes a combinational logic circuit, it receives these offset buffer groups and this display drive logic circuit are sent respectively in this display control circuit several signals judging, and then obtains after this test result to the outside output of panel.

Described flat display panel, wherein this embedded testing circuit includes a combinational logic circuit, and it receives several signals that this display control circuit sends judging in test procedure, and then obtains after this test result to the outside output of panel.

Description of drawings

The present invention is able to more deep understanding by following accompanying drawing and detailed description:

Fig. 1 is the function square configuration diagram of an at present common LCD panel of thin-film transistor;

Fig. 2 is a preferred embodiment function block schematic diagram of the present invention;

Fig. 3 is the example schematic of this embedded testing circuit in the above-mentioned preferred embodiment.

Assembly is as follows:

Panel 1	Picture element matrix 10
Panel 1	Picture element matrix 10	Horizontal scanning circuit 11	Vertical scanning circuit 12

Drive integrated circult 13	Signal wiring 14
Drive integrated circult 13	Signal wiring 14	Test signal pin 15	Panel 2
Picture element matrix 20	Horizontal scanning circuit 211	Test signal pin 15	Panel 2
Picture element matrix 20	Horizontal scanning circuit 211	Vertical scanning circuit 212	Display control circuit 21
Embedded testing circuit 22	Transparent substrates 23	Vertical scanning circuit 212	Display control circuit 21
Embedded testing circuit 22	Transparent substrates 23	Combinational logic circuit 31	Display drive logic circuit 40
Offset buffer group 301 ..., 30n		Combinational logic circuit 31	Display drive logic circuit 40

Embodiment

See also Fig. 2, the preferred embodiment function block schematic diagram that it for the present invention develops, similarly, panel 2 of the present invention has a picture element matrix 20 at central part, and picture element matrix 20 is provided with the display control circuit 21 that horizontal scanning circuit 211 and vertical scanning circuit 212 are constituted on every side.And the invention is characterized in and have additional an embedded testing circuit 22 on the panel 2, and this embedded testing circuit 22 all is arranged on the transparent substrates 23 jointly with other assembly.

See also Fig. 3 again, it is the function block schematic diagram of this embedded testing circuit 22 in the above-mentioned preferred embodiment, it is mainly finished with a combinational logic circuit 31, its can receive several offset buffer groups 301 in this display control circuit 21 ..., several output signals of being sent respectively of the built-in display drive logic circuit 40 of 30n and panel judge.For instance, several offset buffer groups 301, ..., the built-in display drive logic circuit 40 of 30n and panel just begins to carry out test procedure after receiving test signal, to produce corresponding these output signals at last respectively judges to deliver to this combinational logic circuit 31, when the built-in display drive logic circuit 40 of all offset buffer groups and panel all during regular event, combinational logic circuit 31 just sends a test normal signal (for example logical zero), as long as and when wherein having the built-in display drive logic circuit 40 of an offset buffer group or panel to fail regular event, just combinational logic circuit 31 can send a test crash signal (for example logical one).Thus, the tester just can make things convenient for and learn whether operate as normal of this display control circuit 21 apace.

Because this embedded testing circuit 22 all finishes on transparent substrates 23 with testing component, therefore a plurality of tests that are provided with between the two all can directly be made in the inside of panel 2 with the signal wiring, just can not increase the number of panel 2 external pins.So the tester just can make things convenient for and only learn whether operate as normal of this display control circuit 21 by a test with test normal signal that is transmitted on the signal pin or test crash signal apace.And this root test can be shared a signal pin with this display control circuit 21 with the signal pin, or advancing the test that only need set up a special use gets final product with the signal pin.

In sum, the present invention can't increase too much test increases panel of LCD with the signal pin manufacturing cost, also can not have influence on the speed and the accuracy of test because of very few test with the pin number.

Claims

1. A flat display panel, characterized in that, includes the following components:

a substrate;

a pixel matrix arranged on the substrate;

A display control circuit, arranged on the substrate, includes a horizontal scanning circuit and a vertical scanning circuit, and is electrically connected to the pixel matrix, which controls the opening and closing of the pixel matrix. The display control circuit also includes several shifting a register set and a display driving logic circuit; and

An embedded test circuit, arranged on the substrate and electrically connected to the display control circuit, includes a combined logic circuit, which receives several shift register groups in the display control circuit and the display drive logic circuit respectively. The signal is used for judgment, and then a test result is obtained and then output to the outside of the panel.

2. The flat panel display panel as claimed in claim 1, wherein the substrate is a light-transmitting substrate.

3. The flat panel display panel as claimed in claim 1, wherein the pixel matrix is a display pixel matrix in which active switching is performed by thin film transistors.

4. The flat panel display panel as claimed in claim 1, wherein the embedded test circuit outputs the test result to the outside of the panel through a test signal pin.

5. The flat panel display panel as claimed in claim 1, wherein the embedded test circuit shares a signal pin with the display control circuit to output the test result to the outside of the panel.