[go: up one dir, main page]

CN113903286A - Display panel, driving method and preparation method of display panel and display device - Google Patents

Display panel, driving method and preparation method of display panel and display device Download PDF

Info

Publication number
CN113903286A
CN113903286A CN202111164725.0A CN202111164725A CN113903286A CN 113903286 A CN113903286 A CN 113903286A CN 202111164725 A CN202111164725 A CN 202111164725A CN 113903286 A CN113903286 A CN 113903286A
Authority
CN
China
Prior art keywords
initialization
transistor
signal line
voltage
display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202111164725.0A
Other languages
Chinese (zh)
Other versions
CN113903286B (en
Inventor
上官修宁
王铁钢
姜海斌
刘法景
郑峰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kunshan Govisionox Optoelectronics Co Ltd
Original Assignee
Kunshan Govisionox Optoelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kunshan Govisionox Optoelectronics Co Ltd filed Critical Kunshan Govisionox Optoelectronics Co Ltd
Priority to CN202111164725.0A priority Critical patent/CN113903286B/en
Publication of CN113903286A publication Critical patent/CN113903286A/en
Application granted granted Critical
Publication of CN113903286B publication Critical patent/CN113903286B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0257—Reduction of after-image effects

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Control Of El Displays (AREA)

Abstract

The invention discloses a display panel, a driving method and a preparation method of the display panel and a display device. The display panel comprises a pixel circuit and an initialization signal line connected with the pixel circuit; the initialization signal line is used for providing an initialization signal for the pixel circuit; the initialization signal line is configured to transmit a first initialization voltage in an active display stage and transmit a second initialization voltage in an inactive display stage; the second initialization voltage is greater than the first initialization voltage; the active display phase includes a period of time to display the pictures, and the inactive display phase includes an interval period of time between adjacent display pictures. The technical scheme provided by the invention reduces the voltage leakage of the storage capacitor of the pixel circuit to the initialization signal line, reduces the anode leakage of the light-emitting element to the initialization signal line, reduces the black state voltage of the driving transistor, further reduces the drift of the threshold voltage, and improves the afterimage phenomenon of the display panel.

Description

Display panel, driving method and preparation method of display panel and display device
Technical Field
The embodiment of the invention relates to the technical field of display, in particular to a display panel, a driving method and a preparation method of the display panel and a display device.
Background
With the development of display technology and the improvement of living standard of people, the requirement on the display effect of the display panel is higher and higher. The existing display panel has the problem of ghost shadow in the display process, and the user experience is influenced.
Disclosure of Invention
The embodiment of the invention provides a display panel, a driving method and a preparation method of the display panel and a display device, which are used for solving the problem of residual shadows existing in the display of the conventional display panel and improving the display effect.
In order to realize the technical problem, the invention adopts the following technical scheme:
in a first aspect, an embodiment of the present invention provides a display panel, including:
a pixel circuit and an initialization signal line connected to the pixel circuit; the initialization signal line is used for providing an initialization signal for the pixel circuit; the initialization signal line is configured to transmit a first initialization voltage in an active display stage and transmit a second initialization voltage in an inactive display stage; the second initialization voltage is greater than the first initialization voltage; the active display phase includes a period of time to display the pictures, and the inactive display phase includes an interval period of time between adjacent display pictures.
Optionally, the pixel circuit includes: a first initialization transistor, a driving transistor and a storage capacitor, wherein the storage capacitor is connected with the grid electrode of the driving transistor, the first pole of the first initialization transistor is connected with the grid electrode of the driving transistor, the second pole of the first initialization transistor is connected with an initialization signal wire,
the initialization signal line is configured to transmit a first initialization voltage to the gate of the driving transistor during the active display period and transmit a second initialization voltage to the second pole of the first initialization transistor during the inactive display period.
Optionally, the display panel further includes: the pixel circuit further comprises a second initialization transistor, a first pole of the second initialization transistor is connected with an anode of the light-emitting element, and a second pole of the second initialization transistor is connected with the initialization signal line;
the initialization signal line is configured to transmit a first initialization voltage to an anode of the light emitting element in an active display period and transmit a second initialization voltage to a second pole of the second initialization transistor in an inactive display period.
Optionally, the display panel further includes: a light emitting element connected to the pixel circuit,
the pixel circuit includes: a first initialization transistor, a second initialization transistor, a driving transistor, and a storage capacitor, the storage capacitor is connected to the gate of the driving transistor, a first pole of the first initialization transistor is connected to the gate of the driving transistor, a second pole of the first initialization transistor is connected to the initialization signal line,
an initialization signal line as a first initialization signal line configured to transmit a first initialization voltage to the gate of the driving transistor in an active display period and transmit a second initialization voltage to a second pole of the first initialization transistor in an inactive display period;
the display panel further comprises a second initialization signal line; a first pole of the second initialization transistor is connected with the anode of the light-emitting element, and a second pole of the second initialization transistor is connected with the second initialization signal line;
the second initialization signal line is configured to transmit a third initialization voltage to an anode of the light emitting element in an active display period and transmit a fourth initialization voltage to a second pole of the second initialization transistor in an inactive display period, wherein the fourth initialization voltage is greater than the third initialization voltage.
Optionally, the display panel further includes: a light emitting element connected to the pixel circuit,
the pixel circuit includes: a first initialization transistor, a second initialization transistor, a driving transistor, and a storage capacitor, the storage capacitor is connected to the gate of the driving transistor, a first pole of the first initialization transistor is connected to the gate of the driving transistor, a second pole of the first initialization transistor is connected to the initialization signal line,
an initialization signal line as a first initialization signal line configured to transmit a first initialization voltage to a gate of the driving transistor in an active display period;
the display panel further comprises a second initialization signal line; a first pole of the second initialization transistor is connected with the anode of the light-emitting element, and a second pole of the second initialization transistor is connected with the second initialization signal line;
at the first refresh frequency, the second initialization signal line is configured to transmit a fifth initialization voltage to the anode of the light emitting element in an active display period; at a second refresh frequency, the second initialization signal line is configured to transmit a sixth initialization voltage to the anode of the light emitting element in an active display period;
wherein the first refresh frequency is greater than the second refresh frequency; the sixth initialization voltage is less than the fifth initialization voltage.
Optionally, the display panel further includes a data signal line;
the data signal line is configured to transmit a black state voltage at a first refresh frequency that is different from a black state voltage transmitted at a second refresh frequency.
In a second aspect, an embodiment of the present invention provides a driving method for a display panel, including:
the initialization signal line provides an initialization signal for the pixel circuit;
the initialization signal line transmits a first initialization voltage in an effective display stage and transmits a second initialization voltage in an ineffective display stage;
wherein the second initialization voltage is greater than the first initialization voltage; the active display phase includes a period of time to display the pictures, and the inactive display phase includes an interval period of time between adjacent display pictures.
In a third aspect, an embodiment of the present invention provides a method for manufacturing a display panel, including:
preparing a pixel circuit and an initialization signal line on a substrate;
the pixel circuit is connected with the initialization signal line; the initialization signal line is used for providing an initialization signal for the pixel circuit; the initialization signal line is configured to transmit a first initialization voltage in an active display stage and transmit a second initialization voltage in an inactive display stage; the second initialization voltage is greater than the first initialization voltage; the active display phase includes a period of time to display the pictures, and the inactive display phase includes an interval period of time between adjacent display pictures.
Optionally, the pixel circuit includes a transistor; the transistor comprises a semiconductor layer, an insulating layer and a grid layer which are sequentially stacked;
the preparation method for forming the transistor in the pixel circuit comprises the following steps:
sequentially stacking a semiconductor layer, an insulating layer and a gate electrode layer on a substrate;
and annealing the semiconductor layer and the insulating layer, and bombarding the annealed semiconductor layer by adopting ozone ions.
In a fourth aspect, an embodiment of the present invention provides a display device, including: the display panel of any embodiment of the first aspect.
According to the display panel provided by the embodiment of the invention, the voltage transmitted by the initialization signal line is adjustable, and the initialization signal line transmits the first initialization voltage in the effective display stage, so that the pixel circuits are reset in the effective display stage, and further the initial states of the pixel circuits are consistent after the effective display stage, so that when different gray scales are switched to the same gray scale, the pixel circuits can generate the same driving current, and the light-emitting brightness of the light-emitting elements is basically consistent; by setting the second initialization voltage with larger transmission voltage of the initialization signal line in the invalid display stage, the voltage leakage of the storage capacitor included in the pixel circuit to the initialization signal line can be reduced, and the anode leakage of the light-emitting element to the initialization signal line is reduced, so that the grid voltage of the driving transistor is higher, the black state voltage of the driving transistor can be reduced, the drift of the threshold voltage of the driving transistor is reduced, and the afterimage phenomenon of the display panel is improved.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the drawings used in the description of the embodiments of the present invention will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the contents of the embodiments of the present invention and the drawings without creative efforts.
Fig. 1 is a schematic structural diagram of a display device according to an embodiment of the present invention;
fig. 2 is a schematic structural diagram of a pixel circuit according to an embodiment of the present invention;
FIG. 3 is a timing diagram illustrating the switching between the active display phase and the inactive display phase of the pixel circuit according to an embodiment of the present invention;
fig. 4 is a schematic structural diagram of another pixel circuit according to an embodiment of the present invention;
FIG. 5 is a timing diagram illustrating refresh frequency of a display panel according to an embodiment of the present invention;
FIG. 6 is a schematic diagram of display line numbers of an active display stage and an inactive display stage of a display panel with different refresh frequencies according to an embodiment of the present invention;
fig. 7 is a schematic cross-sectional view of a display panel according to an embodiment of the invention;
fig. 8 is a schematic structural diagram of a display device according to an embodiment of the present invention.
Detailed Description
The present invention will be described in further detail with reference to the accompanying drawings and examples. It is to be understood that the specific embodiments described herein are merely illustrative of the invention and are not limiting of the invention. It should be further noted that, for the convenience of description, only some of the structures related to the present invention are shown in the drawings, not all of the structures.
As mentioned in the background art, the problem of image sticking exists when the display panel displays the same image for a long time, and the image sticking refers to a phenomenon that when the display panel displays one image for a period of time, and is switched to another image, the previous image is left and disappears after a period of time. The inventor researches and discovers that the threshold voltage of a driving transistor in a pixel circuit drifts due to the hysteresis effect of the driving transistor, so that the display panel has an afterimage phenomenon.
Based on the above technical problem, the present embodiment proposes the following solutions:
fig. 1 is a schematic structural diagram of a display device according to an embodiment of the present invention. Fig. 1 exemplarily shows a case where the display panel 100 is provided in the display device 200. Fig. 2 is a schematic structural diagram of a pixel circuit according to an embodiment of the present invention. Referring to fig. 1 and 2, the display panel 100 includes a plurality of light emitting units including light emitting elements D1And its corresponding pixel circuit 1. The display panel 100 further includes a first power supply signal line ELVDD, a second power supply signal line ELVSS, and an initialization signal line Vref. Each of the pixel circuits 1 is connected to the first power supply signal line ELVDD, the second power supply signal line ELVSS, and the initialization signal line Vref, respectively. In each light emitting cell, the pixel circuit 1 includes a plurality of thin film transistors, which may include a driving transistor T, and a storage capacitor1And a switching transistor, a driving transistor T1And a light-emitting element D1Which are connected in sequence between the first power supply signal line ELVDD and the second power supply signal line ELVSS. Drive transistor T1Can generate a driving current to drive the light emitting element D connected to the pixel circuit 11The switching transistor mainly performs a switching function when emitting light.
Referring to fig. 1, the display panel 100 may further include a plurality of Scan signal lines Scan 1-Scan n, a plurality of data signal lines Vdata 1-Vdata n, a plurality of emission control signal lines EM 1-EM n, and a driving chip 300, the pixel circuit 1 is disposed in a region defined by the Scan signal lines Scan and the data signal lines Vdata crossing each other, a Scan signal is input to the corresponding pixel circuit 1 through the Scan signal lines Scan, the pixel circuit 1 is connected to the data signal line Vdata electrically connected thereto under the action of a Scan signal input from the Scan signal lines Scan electrically connected thereto, the driving chip 300 inputs a data signal to the corresponding pixel circuit 1 through the data signal lines Vdata, and the voltage of the data signal corresponds to a driving voltage to determine the light emitting device D1Determining the brightness of the light emitting element D1Display gray ofAnd (4) carrying out step. It is to be noted that the driving transistor, the switching transistor, and the storage capacitor may form the pixel circuit 1 in various forms in various connection relationships. The pixel circuit 1 shown in fig. 2 is only an example, and may be other types of pixel circuits, such as a 3T1C pixel circuit, a 7T1C pixel circuit, an 8T2C pixel circuit, and the like, where T represents a transistor and C represents a capacitor. Fig. 2 exemplarily shows a case of the 7T1C pixel circuit, and does not limit the pixel circuit 1.
Referring to fig. 1 and 2, the first power signal line ELVDD may be used to transmit a first power signal, and the second power signal line ELVSS may be used to transmit a second power signal. The voltage on the first power supply signal line ELVDD is generally a high level voltage, and the voltage on the second power supply signal line ELVSS is generally a low level voltage. In a light emitting stage, a first power signal on the first power signal line ELVDD is applied to the driving transistor T1A second power signal on the second power signal line ELVSS is applied to the light emitting element D1E.g. the second pole is the cathode, the first and second power supply signals are used as the driving transistor T1A power supply for generating a drive current to drive the transistor T1Generating a driving current to drive the light emitting element D1And (4) emitting light. The first power supply signal line ELVDD may be directly connected to the driving transistor T in the pixel circuit 11Or indirectly connected to the driving transistor T in the pixel circuit 1 through a switching transistor (e.g., a light emission control transistor)1The second power signal line ELVSS may be connected to the light emitting element D1The signal line of the cathode. The initialization signal line Vref may be used to transmit an initialization signal to the pixel circuit 1, for example, the initialization signal line Vref may be connected to the driving transistor T through a switching transistor1Writing an initialization signal into the driving transistor T through the initialization signal line Vref and the switching transistor connected thereto1Gate and storage capacitor CstTo the driving transistor T1Gate and storage capacitor CstInitializing to eliminate the residual charge of the previous frame display image and avoid displaying the next frameThe picture has an influence. The initialization signal line Vref may also be connected to the light emitting element D through a switching transistor1Writing an initialization signal into the light emitting element D through the initialization signal line Vref and the switching transistor connected thereto1To the light emitting element D1The potential of the anode is initialized to remove the residual charge of the previous frame of display picture, thereby avoiding the influence on the next frame of display picture.
With reference to fig. 1 and fig. 2, the display panel 100 according to the embodiment of the present invention includes a pixel circuit 1 and an initialization signal line Vref connected to the pixel circuit 1; the initialization signal line Vref is used to provide an initialization signal to the pixel circuit 1; the initialization signal line Vref is configured to transmit a first initialization voltage in an active display period and transmit a second initialization voltage in an inactive display period; the second initialization voltage is greater than the first initialization voltage; the active display phase includes a period of time to display the pictures, and the inactive display phase includes an interval period of time between adjacent display pictures.
Specifically, the driving chip 300 may perform image scanning according to image data, the display panel may perform image display according to an image scanning signal, the display panel includes a plurality of pixel rows, the driving chip 300 may scan the pixel rows included in the display panel, and the display panel may correspond to a display frame, that is, an effective display stage. The driving chip 300 can perform Blank scanning after displaying the previous frame and before displaying the next frame according to the predetermined frequency at the predetermined refresh frequency to form a Blank (invalid) section, i.e. an invalid display stage.
The display panel 100 may include a plurality of pixel circuits 1, the pixel circuits 1 for driving the light emitting elements D1Light is emitted, and the pixel circuit 1 controls the flow of light through the light emitting element D1To control the light emitting element D1The light emission luminance of (1). In one frame, in the active display stage, when the driving chip 300 scans the pixel rows included in the display panel, the driving process of each pixel row includes an initialization stage, a data writing stage, and a light emitting stage. The initialization signal line Vref may supply the pixel circuit 1 with an initialization signal by initializing in an active display period within one frameThe signal line Vref transmits the first initialization voltage to the pixel circuit 1, so that the pixel circuit 1 is reset in the initialization stage of the effective display stage, and further, the initial states of the pixel circuits 1 in the effective display stage can be consistent, and the pixel circuits 1 can be reset. Therefore, in the display panel including the plurality of pixel circuits 1, each pixel circuit 1 can be restored to the same state in the effective display stage. When the gray scales are switched in different frames, no matter whether the gray scales displayed in the previous frame are the same or not, the pixel circuit 1 is restored to the same initial state in the effective display stage of the frame, so that the pixel circuit 1 can generate the same driving current when the different gray scales are switched to the same gray scale, and the light-emitting element D1The brightness of the light is basically consistent, and the afterimage phenomenon is further reduced.
It should be noted that, in the initialization phase of the active display phase, the first initialization transistor T of the pixel circuit 1 is used2And a second initialization transistor T3On, the pixel circuit 1 can be reset by the first initialization voltage transmitted from the initialization signal line Vref. In the data writing phase and the light emitting phase of the active display phase, the transistor T is initialized due to the first transistor T2And a second initialization transistor T3The initialization signal line Vref is turned off, and the potential of the initialization signal line Vref maintains the first initialization voltage.
Referring to fig. 2, the pixel circuit provided by the embodiment of the invention may correspond to an embodied circuit structure of the pixel circuit 1 in the display panel 100 shown in fig. 1, such as a 7T1C pixel circuit. With reference to fig. 1 and 2, the pixel circuit 1 includes a driving transistor T1A first initialization transistor T2A second initialization transistor T3A third transistor T4A fourth transistor T5A fifth transistor T6A sixth transistor T7And a storage capacitor Cst. Wherein, in the initialization phase, the Scan signal inputted from the first Scan signal line Scan1 can control the first initialization transistor T2Is turned on to write the initialization signal inputted from the initialization signal line Vref into the storage capacitor CstAnd a driving transistor T1A gate electrode of (1). In the data writing stage, the second scanningThe Scan signal inputted through the signal line Scan2 can control the second initialization transistor T3Turned on to transmit the initialization signal inputted from the initialization signal line Vref to the anode of the light emitting element D1 to initialize the anode of the light emitting element D1. The Scan signal inputted from the second Scan signal line Scan2 may control the third transistor T4And T7Is turned on to write the data voltage signal inputted from the data voltage signal line Vdata into the driving transistor T1And a storage capacitor CstAnd (6) charging. The fourth transistor T may be controlled by a light emission control signal inputted from the light emission control signal line EM during a light emission period5And a fifth transistor T6On, the first power signal and the second power signal are used as the driving transistor T1A power supply for generating a drive current to drive the transistor T1Generating a driving current to drive the light emitting element D1And (4) emitting light.
During the operation of the pixel circuit, a storage capacitor C is presentstWill pass through the first initialization transistor T2Leakage to the initialization signal line Vref, light emitting device D1Will pass through the second initialization transistor T3Leakage to the initialization signal line Vref.
Fig. 3 is a timing diagram illustrating the switching between the active display phase and the inactive display phase of the pixel circuit according to an embodiment of the present invention. The Tearing Effect (TE) signal is a signal for preventing a Tearing problem in a picture refresh in an image display process, and is used for frame rate monitoring. Fig. 3 exemplarily shows a case where the voltage of the TE signal may be a low level voltage in the active display period, and the voltage of the TE signal may be a high level voltage in the inactive display period. A frame of a display may include a column effective line number (Vact), a column forward interval (VFP), and a column backward interval (VBP). The valid display period is a time period corresponding to Vact. The invalid display phase includes VFP and VBP. It should be noted that the VBP may be located before the time period corresponding to Vact of one frame of display screen, and the VFP may be located after the time period corresponding to Vact of one frame of display screen.
In the inactive display stage, the light emitting element D1Switching from a bright stateTo black state, the light emitting element D1No picture is displayed. In the inactive display phase, the first initialization transistor T2And a second initialization transistor T3The storage capacitor C of the pixel circuit 1 can be reduced by turning off the initialization signal line Vref and transmitting a second initialization voltage with a larger voltage, for example, the voltage transmitted on the initialization signal line Vref is a high level voltagestIs passed through a first initialization transistor T2Leakage to the initialization signal line Vref and reduction of the light emitting device D1Through a second initialization transistor T3Leaks current to the initialization signal line Vref.
In the inactive display period, the storage capacitance C of the pixel circuit 1 is reducedstIs passed through a first initialization transistor T2Leakage to the initialization signal line Vref due to the storage capacitor C of the pixel circuit 1stVoltage fluctuation of (2) may cause the driving transistor T to be1By reducing the storage capacitance C of the pixel circuit 1stThe leakage of the voltage to the initialization signal line Vref can make the driving transistor T1The gate voltage of (2) is higher. According to the current formula of the saturation region: i isd＝1/2*W/L*Cox(VGS-Vth) 2, wherein, IdFor driving a transistor T1W and L are respectively the driving transistor T1Width and length of the channel, CoxIs the capacitance per unit area of the gate oxide layer, VGSFor driving a transistor T1Of the gate-source voltage difference, VthFor driving a transistor T1The threshold voltage of (2). If the storage capacitor CstThrough a first initialization transistor T2The more the leakage to the initialization signal line Vref is, the more the driving transistor T1Gate voltage V ofGThe lower the voltage will be, the drive transistor T1Gate-source voltage difference VGSMore negative, then | VGSIf is larger, the driving transistor T can be known according to the current formula in the saturation region1Output current I ofdWill be larger, light emitting element D1The higher the brightness, the higher the black state voltage is required to turn off the driving transistor T1. And a storage capacitor CstThrough a first initialization transistor T2The less the leakage to the initialization signal line Vref, the less the driving transistor T1Gate voltage V ofGThe higher the voltage will be, the higher the driving transistor T1Gate-source voltage difference | VGSThe smaller the | is, the smaller the driving transistor T can be obtained according to the current formula in the saturation region1Output current I ofdWill be smaller, light emitting element D1The lower the brightness, the lower the black state voltage is required to turn off the driving transistor T1。
Therefore, the storage capacitance C is reduced in the ineffective display stagestThe first initialization transistor T is switched off2Leakage to the initialization signal line Vref can cause the driving transistor T to1The gate voltage of the driving transistor T is reduced1Voltage of the black state. Due to the reduction of the driving transistor T1Can reduce the voltage applied to the driving transistor T1The positive bias or the negative bias of the grid electrode reduces the trapping or releasing of the carriers between the semiconductor layer and the insulating layer, reduces the probability of the carriers being trapped and can reduce the driving transistor T1The threshold voltage drift improves the image sticking phenomenon of the display panel.
In the ineffective display stage, the light emitting elements D of the pixel circuit 1 are reduced1The anode of the second initialization transistor T is turned off3Leakage to the initialization signal line Vref can make the light emitting element D1The potential of the anode of (2) is maintained well. Light emitting element D1Through a second initialization transistor T3The smaller the leakage current to the initialization signal line Vref is, the smaller the driving transistor T1The smaller the current that needs to be output, the smaller the driving transistor T1The smaller the output current is, the light emitting element D1The lower the brightness, the lower the black state voltage is required to turn off the driving transistor T1. Due to the reduction of the driving transistor T1Can reduce the voltage applied to the driving transistor T1Positive bias or negative bias of the gate electrode, thereby reducing the trapping or releasing of carriers between the semiconductor layer and the insulating layer, reducing the probability of the carriers being trapped, and reducing the driving transistor T1The shift in the threshold voltage of the transistor,further improving the afterimage phenomenon of the display panel.
The display panel provided by this embodiment is adjustable by setting the voltage transmitted by the initialization signal line, and the initialization signal line transmits the first initialization voltage in the effective display stage to reset the pixel circuits, so that the initial states of the pixel circuits are consistent after the initialization stage, and when different gray scales are switched to the same gray scale, the pixel circuits can generate the same driving current, and the light-emitting brightness of the light-emitting elements is basically consistent; in the invalid display stage, the initialization signal line is set to transmit the second initialization voltage with larger voltage, so that the voltage leakage of the storage capacitor of the pixel circuit to the initialization signal line can be reduced, the anode leakage of the light-emitting element to the initialization signal line is reduced, the grid voltage of the driving transistor is higher, the black state voltage of the driving transistor is reduced, the drift of the threshold voltage of the driving transistor is reduced, and the afterimage phenomenon of the display panel is improved.
Alternatively, on the basis of the above embodiments, with reference to fig. 1 to fig. 3, the pixel circuit 1 of the display panel 100 provided in the embodiment of the invention may include the first initialization transistor T2And a driving transistor T1And a storage capacitor CstStorage capacitor CstConnecting the drive transistor T1A first initialization transistor T2Is connected to the drive transistor T1A first initialization transistor T2Is connected to an initialization signal line Vref configured to supply the driving transistor T with the initialization signal line Vref during the active display period1Transmits a first initialization voltage to the first initialization transistor T during the inactive display period2The second pole of the first diode transmits the second initialization voltage.
Specifically, the pixel circuit 1 may include a driving light emitting element D1Light emitting driving transistor T1Driving transistor T1By controlling the flow of light through the light-emitting element D1To control the light emitting element D1The light emission luminance of (1). Drive transistor T1The magnitude of the generated driving current and the driving transistor T1Are related to the gate-source voltage difference, and are displayed differentlyAt gray scale, the transistor T is driven1The gate-source voltage difference is different in magnitude. The initialization signal line Vref may supply an initialization signal to the pixel circuit 1.
In the active display phase, the initialization signal line Vref passes through the first initialization transistor T2To the drive transistor T1The gate electrode of (a) transmits a first initialization voltage so that the transistor T is driven during an active display period1Is reset so that the drive transistor T in each pixel circuit 1 can be made to be active after the active display phase1The gate-source voltage differences are equal, so that the driving transistors T in each pixel circuit 11Are consistent in initial state, and the drive transistor T can be realized1Reset of (2), driving the transistor T1Will be restored to the same initial state, thereby driving the transistor T in the gray scale switching process1The capture and release degrees of the current carriers in the active layer, the insulating layer and the interface of the active layer and the insulating layer are consistent, so that the driving transistor T is switched from different gray scales to the same gray scale1Can generate the same driving current, the light emitting element D1The brightness of the light is basically consistent, and the afterimage phenomenon is further reduced.
Because the storage capacitor C is used in the pixel circuit during operationstWill pass through the first initialization transistor T which is turned off2Leakage to the initialization signal line Vref, and in the invalid display stage, the initialization signal line Vref is towards the first initialization transistor T2Due to the first initialization transistor T2Is turned off so that the first initialization transistor T2The second pole of (2) is higher. Due to the storage capacitor CstThrough a first initialization transistor T2The larger the leakage of the second polarity to the initialization signal line Vref is, the larger the driving transistor T1Gate voltage V ofGThe lower the voltage, the drive transistor T1Gate-source voltage difference VGSMore negative, then | VGSIf is larger, the driving transistor T can be known according to the current formula in the saturation region1Output current I ofdWill be larger, light emitting element D1Will be higher, the drive transistor T1A higher black state voltage is required to turn off. And a storage capacitor CstThrough a first initialization transistor T2The smaller the leakage of the second polarity to the initialization signal line Vref is, the smaller the driving transistor T1Gate voltage V ofGThe higher the voltage will be, the higher the driving transistor T1Gate-source voltage difference | VGSThe smaller the | is, the smaller the driving transistor T can be obtained according to the current formula in the saturation region1Output current I ofdWill be smaller, light emitting element D1The lower the brightness of the driving transistor T will be1A lower black state voltage is required to turn off. Therefore, the storage capacitance C can be reducedstThrough a first initialization transistor T2To the initialization signal line Vref to reduce the driving transistor T1Voltage of the black state. Due to the reduction of the driving transistor T1The black state voltage of the driving transistor T can be reduced1The gate electrode of the driving transistor T is positively biased or negatively biased, thereby reducing the possibility of the carrier being captured or released between the semiconductor layer and the insulating layer, and reducing the driving transistor T1The residual image phenomenon of the display panel is further improved by the drift of the threshold voltage.
Optionally, on the basis of the above embodiments, with reference to fig. 1 to 3, the display panel provided in the embodiment of the present invention may further include a light emitting element D connected to the pixel circuit 11The pixel circuit 1 further comprises a second initialization transistor T3Second initialization transistor T3First pole of (2) is connected with a light emitting element D1And a second initialization transistor T3The second pole of the second switch is connected with an initialization signal line Vref; (ii) a The initialization signal line Vref is configured to supply a signal to the light emitting element D during the active display period1Transmits a first initialization voltage to the anode electrode of the first transistor and transmits a second initialization voltage to the second transistor T during the inactive display period3The second pole of the first diode transmits the second initialization voltage.
Specifically, in the active display period, the initialization signal line Vref passes through the second initialization transistor T3To the light emitting element D1Transmits a first initialization voltage so that the light emitting element D emits light during the active display period1Is reset, and the light emitting element D in each pixel circuit 1 after the active display period can be made to emit light1So that the light emitting elements D in the respective pixel circuits 1 are equal in anode voltage1The initial state of the anode is the same, and the light emitting element D can be realized1Resetting of the anode of (1), light-emitting element D1The anodes of the light emitting elements D are restored to the same initial state, so that the light emitting elements D are switched from different gray scales to the same gray scale1The brightness of the light is basically consistent, and the afterimage phenomenon is further reduced.
Since the light emitting element D is in operation1Will pass through the second initialization transistor T3Leaks current to the initialization signal line Vref. In the inactive display phase, the transistor T is initialized to the second state3The second pole of the first diode has a second initialization voltage with a larger transmission voltage, so that the number of the light emitting elements D can be reduced1Via a second initialization transistor T3Leakage to the initialization signal line Vref. Light emitting element D1Through a second initialization transistor T3The smaller the leakage current to the initialization signal line Vref is, the smaller the driving transistor T1The smaller the current that needs to be output. Drive transistor T1The smaller the output current is, the light emitting element D1The lower the brightness, the lower the black state voltage is required to turn off the driving transistor T1. Due to the reduction of the driving transistor T1Can reduce the voltage applied to the driving transistor T1The gate electrode of the driving transistor T is positively biased or negatively biased, thereby reducing the possibility of the carrier being captured or released between the semiconductor layer and the insulating layer, and reducing the driving transistor T1The residual image phenomenon of the display panel is further improved by the drift of the threshold voltage.
Optionally, fig. 4 is a schematic structural diagram of another pixel circuit provided in the embodiment of the present invention. On the basis of the above embodiments, with reference to fig. 1, 3 and 4, the display panel 100 provided in the embodiment of the present invention may further include a light emitting element D connected to the pixel circuit 11The pixel circuit 1 includes a first initialization transistor T2A second initialization transistor T3And a driving transistor T1And a storage capacitor CstStorage capacitor CstConnecting the drive transistor T1A first initialization transistor T2Is connected to the drive transistor T1A first initialization transistor T2Is connected to an initialization signal line Vref as a first initialization signal line Vref1A first initialization signal line Vref1Is configured to drive the transistor T in an active display phase1Transmits a first initialization voltage to the first initialization transistor T during the inactive display period2A second pole of the first diode transmits a second initialization voltage; the display panel 100 further includes a second initialization signal line Vref2(ii) a Second initialization transistor T3First pole of (2) is connected with a light emitting element D1And a second initialization transistor T3Second pole of the second diode is connected with a second initialization signal line Vref2(ii) a Second initialization signal line Vref2Is configured to emit light to the light emitting element D in the effective display stage1Transmits a third initialization voltage to the second initialization transistor T during the inactive display period3Transmits a fourth initialization voltage, wherein the fourth initialization voltage is greater than the third initialization voltage.
Specifically, in the active display period, the first initialization signal line Vref1By means of a first initialization transistor T2To the drive transistor T1A gate electrode of the first transistor transmits a first initialization voltage, and a second initialization signal line Vref2By means of a second initialization transistor T3To the light emitting element D1Transmits the third initialization voltage such that the transistor T is driven during the active display period1Gate electrode and light emitting element D1Are reset so that the drive transistor T in each pixel circuit 1 can be driven after the active display phase1The gate-source voltage differences are equal, so that the driving transistors T in each pixel circuit 11Are consistent in initial state, and the drive transistor T can be realized1Reset of (2), driving the transistor T1Will return to the same initial state, so that the driving transistor T will be driven when the gray scale is switched to the same gray scale1Can generate the same driving current, the light emitting element D1The brightness of the light is basically consistent, and the afterimage phenomenon is further reduced. It should be noted that the first initialization voltage and the third initialization voltage may be set to be equal or unequal as needed, and are not limited herein.
In the inactive display stage, the first initialization signal line Vref1To the first initialization transistor T2Due to the first initialization transistor T2Is turned off so that the first initialization transistor T2The second pole voltage is higher, and the storage capacitor C can be reducedstIs passed through a first initialization transistor T2Leakage to the first initialization signal line Vref1. Due to the storage capacitor CstThrough a first initialization transistor T2To the first initialization signal line Vref1The smaller the leakage of the driving transistor T is, the smaller the driving transistor T is1The higher the gate voltage of the driving transistor T will be1The smaller the difference between the gate and the source voltage, the smaller the current formula in the saturation region, the smaller the driving transistor T1Will be smaller, and the light emitting element D1Will be lower and a lower black state voltage is required to turn off the drive transistor T1. Therefore, the storage capacitance C can be reducedstThrough a first initialization transistor T2To the first initialization signal line Vref1To increase the driving transistor T1The gate voltage of the driving transistor T is reduced1To thereby lower the driving transistor T1Voltage of the black state.
In the inactive display stage, by setting the second initialization signal line Vref2To the second initialization transistor T3The fourth initialization voltage with larger second pole transmission voltage can reduce the light-emitting component D1Via a second initialization transistor T3To the second initialization signal line Vref2The leakage of electricity. Since the light emitting element D1Through a second initialization transistor T3To the second initialization signal line Vref2The smaller the leakage of the driving transistor T is, the smaller the driving transistor T is1Electricity requiring outputThe smaller the current, the light emitting element D1The lower the brightness, the lower the black state voltage is required to turn off the driving transistor T1. Therefore, the light emitting element D can be reduced1Via a second initialization transistor T3To the second initialization signal line Vref2To reduce the driving transistor T1The output current is reduced to further reduce the driving transistor T1Voltage of the black state.
In the invalid display stage, a first initialization signal line Vref is set1To the first initialization transistor T2A second pole of the first transistor transmits a second initialization voltage having a larger voltage, and sets a second initialization signal line Vref2To the second initialization transistor T3The second pole of the first transistor transmits a fourth initialization voltage with a larger voltage, so that the first initialization transistor T2The second pole voltage is higher, and the storage capacitor C can be reducedstThrough a first initialization transistor T2To the first initialization signal line Vref1And causes the second initialization transistor T to leak3Has a higher second pole voltage, and reduces the light emitting element D1Through a second initialization transistor T3To the second initialization signal line Vref2Leakage of current, reducing the driving transistor T1Thereby reducing the output current of the driving transistor T1To thereby lower the driving transistor T1The threshold voltage drift of the display panel further improves the afterimage phenomenon of the display panel. It should be noted that the first initialization voltage and the third initialization voltage may be set to be equal or unequal as required; the second initialization voltage and the fourth initialization voltage may be set to be equal or unequal as needed, and are not limited herein.
Optionally, fig. 5 is a timing diagram of a refresh frequency of a display panel according to an embodiment of the present invention. On the basis of the above-described embodiments, in conjunction with fig. 1, 2 and 5, the first refresh frequency 10 is greater than the second refresh frequency 20; at the second refresh frequency 20, the initialization signal line Vref is configured to transmit the first initialization voltage in the active display period and transmit the second initialization voltage in the inactive display period; the second initialization voltage is larger than the first initialization voltage.
Specifically, fig. 6 is a schematic diagram of display line numbers of an active display stage and an inactive display stage of a display panel with different refresh frequencies according to an embodiment of the present invention. Referring to fig. 1 to 3, 5 and 6, in the active display phase of the display panel, the voltage of the TE signal is a low level voltage, which corresponds to the active display phase in fig. 6. During the inactive display period, the voltage of the TE signal is a high level voltage, corresponding to VFP and VBP in fig. 6. The invalid display phase of the TE signal includes VFP and VBP, and the invalid display phase may be calculated as a virtual line number according to a time corresponding to each pixel line in the valid display phase, where the line number corresponding to the invalid display phase of the TE signal includes a sum of a line number of the VFP and a line number of the VBP. Referring to fig. 6, the number of rows in the active display period is the same at different refresh rates, and in the inactive display period, the number of rows in the inactive display period corresponding to the second refresh rate 20 with the lower refresh rate is greater than the number of rows in the inactive display period corresponding to the first refresh rate 10. For example, the number of rows of the active display phase of the display device may be 2340 rows, the number of rows of the inactive display phase corresponding to the first refresh frequency 10 may be 60 rows, wherein the sum of the number of rows of the VBP and the number of rows of the VFP is 60 rows, and the sum of the number of rows of the inactive display phase corresponding to the first refresh frequency 10 and the number of rows of the active display phase is 2400 rows. The number of rows of the invalid display phase corresponding to the second refresh rate 20 may be 1260, where the sum of the number of rows of VBP and the number of rows of VFP is 1260, and the sum of the number of rows of the invalid display phase corresponding to the second refresh rate 20 and the number of rows of the valid display phase is 3600 rows.
For example, the first refresh frequency 10 may be 90HZThe second refresh rate 20 may be 60HZThus, each line time is: 1/60/3600-1/90/2400-4.63 us. Due to the greater number of rows in the inactive display phase at the lower second refresh rate 20, the storage capacitor C is provided during the inactive display phase at the lower second refresh rate 20stVoltage and light emitting element D1The leak time from the anode to the initialization signal line Vref is longer. At a second refresh rate 20, which is a lower refresh rate, the driving transistor T is driven due to a longer leakage time1The lower the gate voltage of (A), the lower the current formula in the saturation region, the lower the driving transistor T1The lower the gate voltage of (A), the drive transistor T1The larger the output current of (A), the larger the light emitting element D1Is higher, the drive transistor T is turned off if necessary1A larger black state voltage is required to make the light emitting element D1A black state is achieved.
Therefore, at the second refresh frequency 20 with a lower refresh frequency, the initialization signal line Vref transmits the second initialization voltage with a higher voltage in the invalid display period, and the storage capacitor C can be reduced at the second refresh frequency 20 with a lower frequencystIs passed through a first initialization transistor T2And reduce the light emitting element D1Through a second initialization transistor T3So that the driving transistor T is driven1The voltage of the grid is high, and the driving transistor T can be driven at a low refreshing frequency1Has a small output current, and a light emitting element D1Is low, and the driving transistor T is turned off if necessary1A smaller black state voltage is required, thereby reducing the driving transistor T1Voltage of the black state. Due to the lower driving transistor T1The black state voltage of the driving transistor T can be reduced1The positive bias or the negative bias of the grid further reduces the capture or release of the carrier between the semiconductor layer and the insulating layer, so that the capture probability of the carrier is reduced, the drift of the threshold voltage of the driving transistor is reduced, and the afterimage phenomenon of the display panel under the low refresh frequency is further improved.
Optionally, on the basis of the above embodiment, with reference to fig. 1, fig. 2 and fig. 5, at the first refresh frequency 10, the second initialization signal line Vref2Is configured to transmit a fifth initialization voltage to the anode of the light emitting element D1 in the active display period; at a second refresh frequency 20, a second initialization signal line Vref2Is configured to transmit a sixth initialization voltage to the anode of the light emitting element D1 in the active display period; wherein the first refresh frequency 10 is greater than the second refresh frequency 20; the sixth initialization voltage is less than the fifth initialization voltage.
Specifically, the light-emitting elements D correspondingly flow through the light-emitting elements D under the same display brightness and different refresh rates1When displaying a black screen, the light emitting element D1Through a second initialization transistor T3Leaks current to the initialization signal line Vref. During the inactive display phase, the second initialization transistor T is activated at the first refresh rate 10, which is higher than the refresh rate3The shunt of the branch in which the second initialization transistor T is located is greater at a second refresh frequency 20, which is lower in refresh frequency3The split of the branch in which the branch is located is small. The second Scan signal line Scan2 supplies a second initializing transistor T3The control terminal transmits a voltage signal, an initialization signal line Vref and a second initialization transistor T3Is connected to the second pole. At a second refresh frequency 20, which is lower in refresh frequency, the initialization signal line Vref goes to the second initialization transistor T3The sixth initialization voltage of the second electrode with lower transmission voltage can increase the light emitting element D1Via a second initialization transistor T3The leakage to the initialization signal line Vref ensures that the current flowing through Vref is larger, so that the current of the first power signal line ELVDD is increased, and the driving transistor T is further reduced1The turn-off voltage of the display panel is reduced, so that the afterimage phenomenon of the display panel when the refresh rate is low is improved.
Optionally, on the basis of the above embodiments, with reference to fig. 1, fig. 4 and fig. 5, the display panel 100 provided in the embodiment of the present invention may further include a light emitting element D connected to the pixel circuit 11The pixel circuit 1 includes a first initialization transistor T2A second initialization transistor T3And a driving transistor T1And a storage capacitor CstStorage capacitor CstConnecting the drive transistor T1A first initialization transistor T2Is connected to the drive transistor T1A first initialization transistor T2Is connected to an initialization signal line Vref as a first initialization signal line Vref1A first initialization signal line Vref1Is configured to drive the transistor T in an active display phase1The grid of the first transistor transmits a first initialization voltage; display panel100 further includes a second initialization signal line Vref2(ii) a Second initialization transistor T3First pole of (2) is connected with a light emitting element D1And a second initialization transistor T3Second pole of the second diode is connected with a second initialization signal line Vref2(ii) a At the first refresh frequency 10, the second initialization signal line Vref2 is configured to transmit a fifth initialization voltage to the anode of the light emitting element D1 during the active display period; at the second refresh frequency 20, the second initialization signal line Vref2 is configured to transmit a sixth initialization voltage to the anode of the light emitting element D1 during the active display period; wherein the first refresh frequency 10 is greater than the second refresh frequency 20; the sixth initialization voltage is less than the fifth initialization voltage.
Specifically, since the light emitting element D emits light when a black screen is displayed1Through a second initialization transistor T3Leakage to the second initialization signal line Vref2. At a first refresh frequency 10, at which the refresh frequency is high, a second initialization transistor T3The shunt of the branch in which the second initialization transistor T is located is greater at a second refresh frequency 20, which is lower in refresh frequency3The split of the branch in which the branch is located is small. The second Scan signal line Scan2 supplies a second initializing transistor T3The control terminal of the first transistor transmits a voltage signal, and the second initialization signal line Vref2And a second initialization transistor T3By setting a second initialization signal line Vref2A sixth initialization voltage with a lower voltage is transmitted at a second refresh frequency 20 with a lower refresh frequency, the first initialization signal line Vref1The transmitted initialization voltage signal may remain unchanged. At a second refresh frequency 20, which is lower in refresh frequency, a second initialization signal line Vref2To the second initialization transistor T3The sixth initialization voltage of the second electrode with lower transmission voltage can increase the light emitting element D1Via a second initialization transistor T3To the second initialization signal line Vref2The current of the first power supply signal line ELVDD increases, driving the transistor T1The turn-off voltage is reduced, and the afterimage phenomenon of the display panel is further improved.
On the other handAt a second refresh frequency 20, which is lower in refresh frequency, the second initialization signal line Vref is passed2To the second initialization transistor T3When the branch transmits a sixth initialization voltage with lower voltage, the first initialization signal line Vref1The second initialization voltage signal transmitted in the invalid display stage can be kept unchanged to ensure that the storage capacitor CstIs passed through a first initialization transistor T2To the first initialization signal line Vref1The leakage is small, and the display effect of the display panel is further improved.
Optionally, on the basis of the foregoing embodiment, with continued reference to fig. 4, the display panel provided in the embodiment of the present invention further includes a data signal line Vdata; the data signal line Vdata is configured to transmit a black-state voltage at the first refresh frequency 10 different from a black-state voltage transmitted at the second refresh frequency 20.
Specifically, since the leakage time is short and the required black-state voltage is low at the first refresh frequency 10 with a high refresh frequency, the arrangement makes the black-state voltage transmitted by the data signal line Vdata low at the first refresh frequency 10 with a high refresh frequency, thereby avoiding unnecessary waste of the display effect. Because the leakage time is long and the required black-state voltage is high at the second refresh frequency 20 with the lower refresh frequency, the black-state voltage transmitted by the data signal line Vdata is high at the second refresh frequency 20 with the lower refresh frequency, and the display effect of the display panel is improved. The black state voltage transmitted by the data signal line Vdata can be adjusted according to the refreshing frequency of the display panel, and the display effect of the display panel is improved. Since the first refresh frequency 10 is greater than the second refresh frequency 20, the leakage current at the first refresh frequency 10 is less than the leakage current at the second refresh frequency 20, and the data signal line Vdata may be configured to transmit the black state voltage at the first refresh frequency 10 with a higher refresh frequency less than the black state voltage at the second refresh frequency 20 with a lower refresh frequency, further improving the image sticking phenomenon of the display panel.
Optionally, fig. 7 is a schematic cross-sectional view of a display panel according to an embodiment of the present invention. On the basis of the above embodiments, referring to fig. 7, a display panel provided in an embodiment of the present invention includes a substrate 701, a semiconductor layer 702 located over the substrate 701, an insulating layer 703, and a gate layer 704; the semiconductor layer 702, the insulating layer 703, the gate layer 704, and a source/drain electrode layer (not shown) form a transistor in the pixel circuit 1; annealing treatment is carried out on the semiconductor layer 702 and the insulating layer 703, and ozone ions are adopted to bombard the semiconductor layer after annealing treatment, so that the compactness of the surface of the semiconductor layer 702 attached to the insulating layer 703 is good, and the flatness of the surface of the semiconductor layer 702 attached to the insulating layer 703 is improved.
Specifically, such an arrangement can reduce defects on the surface where the semiconductor layer 702 and the insulating layer 703 are bonded to each other due to the hysteresis voltage Δ V of the transistorhysteresis＝ΔQ/CiWherein Δ Q is a trapped charge, CiIs the capacitance of the insulating layer 703, it is found that Δ Q is reduced, CiThe hysteresis effect of the transistor can be reduced by increasing the amount, and the trap charges Δ Q can be reduced by improving the defects on the surface of the semiconductor layer 702 in contact with the insulating layer 703, so that the hysteresis effect can be reduced, and the afterimage phenomenon can be improved. The semiconductor layer 702 may include a channel region 71, a source region 72, and a drain region 73.
Optionally, on the basis of the foregoing embodiment, the method for driving a display panel according to an embodiment of the present invention includes:
firstly, an initialization signal line provides an initialization signal for a pixel circuit, transmits a first initialization voltage in an effective display stage, and transmits a second initialization voltage in an ineffective display stage; the second initialization voltage is greater than the first initialization voltage; the active display phase includes a period of time to display the pictures, and the inactive display phase includes an interval period of time between adjacent display pictures.
In the driving method of the display panel provided by this embodiment, the initialization signal line is used to provide the initialization signal for the pixel circuit, and since the voltage transmitted by the initialization signal line is adjustable, the initialization signal line transmits the first initialization voltage in the effective display stage, so that the pixel circuit is reset, so that the initial states of the pixel circuits after the initialization stage are the same, and when different gray scales are switched to the same gray scale, the pixel circuits can generate the same driving current, and the light-emitting brightness of the light-emitting elements is substantially the same; in the invalid display stage, the initialization signal line is set to transmit the second initialization voltage with larger voltage, so that the voltage leakage of the storage capacitor of the pixel circuit to the initialization signal line can be reduced, the anode leakage of the light-emitting element to the initialization signal line is reduced, the grid voltage of the driving transistor is higher, the black state voltage of the driving transistor is reduced, the drift of the threshold voltage of the driving transistor is reduced, and the afterimage phenomenon of the display panel is improved.
The embodiment of the invention provides a preparation method of a display panel. On the basis of the above embodiments, the method for manufacturing a display panel provided by the embodiment of the present invention includes:
step one, preparing a pixel circuit and an initialization signal line on a substrate;
the pixel circuit is connected with the initialization signal line; the initialization signal line is used for providing an initialization signal for the pixel circuit; the initialization signal line is configured to transmit a first initialization voltage in an active display stage and transmit a second initialization voltage in an inactive display stage; the second initialization voltage is greater than the first initialization voltage; the active display phase includes a period of time to display the pictures, and the inactive display phase includes an interval period of time between adjacent display pictures.
In the method for manufacturing a display panel according to this embodiment, a pixel circuit and an initialization signal line are manufactured on a substrate, and the pixel circuit is connected to the initialization signal line; the initialization signal line is used for providing an initialization signal for the pixel circuit; the initialization signal line is configured to transmit a first initialization voltage in an active display stage and transmit a second initialization voltage in an inactive display stage; the pixel circuits are reset in the effective display stage, so that the initial states of the pixel circuits are consistent after the effective display stage, and the pixel circuits can generate the same driving current when different gray scales are switched to the same gray scale, so that the light-emitting brightness of the light-emitting element is basically consistent; in the invalid display stage, the initialization signal line is set to transmit the second initialization voltage with larger voltage, so that the voltage leakage of the storage capacitor of the pixel circuit to the initialization signal line can be reduced, the anode leakage of the light-emitting element to the initialization signal line is reduced, the grid voltage of the driving transistor is higher, the black state voltage of the driving transistor is reduced, the drift of the threshold voltage of the driving transistor is reduced, and the afterimage phenomenon of the display panel is improved.
Alternatively, the pixel circuit may include a transistor; the transistor may include a semiconductor layer, an insulating layer, and a gate layer which are sequentially stacked;
the preparation method for forming the transistor in the pixel circuit comprises the following steps:
sequentially stacking a semiconductor layer, an insulating layer and a grid layer on a substrate;
and step two, annealing the semiconductor layer and the insulating layer, and bombarding the annealed semiconductor layer by adopting ozone ions.
Specifically, because the magnitude of the trapped charge delta Q is reduced along with the rise of the annealing temperature, the semiconductor layer and the insulating layer are annealed, the annealing at the temperature of more than 250 ℃ can reduce oxygen vacancies, improve the quality of the semiconductor layer and the joint interface between the semiconductor layer and the insulating layer, reduce the defects of the insulating layer and enable the insulating layer and the semiconductor layer to be combined more compactly; in addition, after the semiconductor layer is sputtered to form a film, ozone ion bombardment is carried out, so that the semiconductor layer is smoother, the combination of the semiconductor layer and the insulating layer is more compact, the defects between the contact surfaces of the semiconductor layer and the insulating layer are reduced, the capturing and releasing of current carriers at the active layer, the insulating layer and the interface of the active layer and the insulating layer in the transistor are easy, positive bias or negative bias of threshold voltage caused by long-time application of positive voltage or negative voltage is avoided, the threshold voltage drift of the transistor is reduced, and the afterimage phenomenon is further reduced.
It should be noted that the transistor in the pixel circuit may include a driving transistor T1A first initialization transistor T2A second initialization transistor T3A third transistor T4A fourth transistor T5A fifth transistor T6And a sixth transistor T7And are not limited thereto.
Fig. 8 is a schematic structural diagram of a display device according to an embodiment of the present invention. On the basis of the foregoing embodiments, referring to fig. 8, a display device 200 provided in an embodiment of the present invention includes the display panel 100 provided in any of the foregoing embodiments, has the beneficial effects of the display panel 100 provided in the foregoing embodiments, and is not described again here. The display device 200 may include mobile terminals such as mobile phones, tablet computers, and wearable devices.
It is to be noted that the foregoing is only illustrative of the preferred embodiments of the present invention and the technical principles employed. It will be understood by those skilled in the art that the present invention is not limited to the particular embodiments described herein, but is capable of various obvious changes, rearrangements and substitutions as will now become apparent to those skilled in the art without departing from the scope of the invention. Therefore, although the present invention has been described in greater detail by the above embodiments, the present invention is not limited to the above embodiments, and may include other equivalent embodiments without departing from the spirit of the present invention, and the scope of the present invention is determined by the scope of the appended claims.

Claims (10)

1. A display panel, comprising:
a pixel circuit and an initialization signal line connected to the pixel circuit; the initialization signal line is used for providing an initialization signal for the pixel circuit; the initialization signal line is configured to transmit a first initialization voltage in an active display stage and transmit a second initialization voltage in an inactive display stage; wherein the second initialization voltage is greater than the first initialization voltage; the active display phase includes a period of time to display the pictures, and the inactive display phase includes an interval period of time between adjacent display pictures.
2. The display panel according to claim 1, wherein the pixel circuit comprises: a first initialization transistor, a driving transistor, and a storage capacitor, the storage capacitor being connected to the gate of the driving transistor, a first pole of the first initialization transistor being connected to the gate of the driving transistor, a second pole of the first initialization transistor being connected to the initialization signal line,
the initialization signal line is configured to transmit a first initialization voltage to the gate of the driving transistor during an active display period and transmit a second initialization voltage to the second pole of the first initialization transistor during an inactive display period.
3. The display panel according to claim 1, characterized in that the display panel further comprises: a light emitting element connected to the pixel circuit, the pixel circuit further including a second initialization transistor, a first electrode of the second initialization transistor being connected to an anode of the light emitting element, and a second electrode of the second initialization transistor being connected to the initialization signal line;
the initialization signal line is configured to transmit a first initialization voltage to an anode of the light emitting element in an active display period and transmit a second initialization voltage to the second pole of the second initialization transistor in an inactive display period.
4. The display panel according to claim 1, characterized in that the display panel further comprises: a light emitting element connected to the pixel circuit,
the pixel circuit includes: a first initialization transistor, a second initialization transistor, a driving transistor, and a storage capacitor, the storage capacitor being connected to the gate of the driving transistor, a first pole of the first initialization transistor being connected to the gate of the driving transistor, a second pole of the first initialization transistor being connected to the initialization signal line,
the initialization signal line is used as a first initialization signal line which is configured to transmit a first initialization voltage to the gate of the driving transistor in an active display period and transmit a second initialization voltage to the second pole of the first initialization transistor in an inactive display period;
the display panel further comprises a second initialization signal line; a first electrode of the second initialization transistor is connected to an anode of the light emitting element, and a second electrode of the second initialization transistor is connected to the second initialization signal line;
the second initialization signal line is configured to transmit a third initialization voltage to an anode of the light emitting element in an active display period and transmit a fourth initialization voltage to the second pole of the second initialization transistor in an inactive display period, wherein the fourth initialization voltage is greater than the third initialization voltage.
5. The display panel according to claim 1,
the display panel further includes: a light emitting element connected to the pixel circuit,
the pixel circuit includes: a first initialization transistor, a second initialization transistor, a driving transistor, and a storage capacitor, the storage capacitor being connected to the gate of the driving transistor, a first pole of the first initialization transistor being connected to the gate of the driving transistor, a second pole of the first initialization transistor being connected to the initialization signal line,
the initialization signal line is used as a first initialization signal line which is configured to transmit a first initialization voltage to the gate electrode of the driving transistor in an effective display stage;
the display panel further comprises a second initialization signal line; a first electrode of the second initialization transistor is connected to an anode of the light emitting element, and a second electrode of the second initialization transistor is connected to the second initialization signal line;
at a first refresh frequency, the second initialization signal line is configured to transmit a fifth initialization voltage to an anode of the light emitting element in an active display period; at a second refresh frequency, the second initialization signal line is configured to transmit a sixth initialization voltage to the anode of the light emitting element during an active display period; wherein the first refresh frequency is greater than the second refresh frequency; the sixth initialization voltage is less than the fifth initialization voltage.
6. The display panel according to claim 5, wherein the display panel further comprises a data signal line;
the data signal line is configured to transmit a black state voltage at the first refresh frequency that is different from a black state voltage transmitted at the second refresh frequency.
7. A method of driving a display panel, comprising:
the initialization signal line provides an initialization signal for the pixel circuit;
the initialization signal line transmits a first initialization voltage in an effective display stage and transmits a second initialization voltage in an ineffective display stage;
wherein the second initialization voltage is greater than the first initialization voltage; the active display phase includes a period of time to display the pictures, and the inactive display phase includes an interval period of time between adjacent display pictures.
8. A method for manufacturing a display panel, comprising:
preparing a pixel circuit and an initialization signal line on a substrate;
wherein the pixel circuit is connected to the initialization signal line; the initialization signal line is used for providing an initialization signal for the pixel circuit; the initialization signal line is configured to transmit a first initialization voltage in an active display stage and transmit a second initialization voltage in an inactive display stage; the second initialization voltage is greater than the first initialization voltage; the active display phase includes a period of time to display the pictures, and the inactive display phase includes an interval period of time between adjacent display pictures.
9. The method for manufacturing a display panel according to claim 8,
the pixel circuit includes a transistor; the transistor comprises a semiconductor layer, an insulating layer and a grid layer which are sequentially stacked;
the preparation method for forming the transistor in the pixel circuit comprises the following steps:
sequentially stacking a semiconductor layer, an insulating layer and a gate electrode layer on the substrate;
and annealing the semiconductor layer and the insulating layer, and bombarding the annealed semiconductor layer by adopting ozone ions.
10. A display device, comprising: the display panel of any one of claims 1-6.
CN202111164725.0A 2021-09-30 2021-09-30 Display panel, driving method and manufacturing method of display panel and display device Active CN113903286B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111164725.0A CN113903286B (en) 2021-09-30 2021-09-30 Display panel, driving method and manufacturing method of display panel and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111164725.0A CN113903286B (en) 2021-09-30 2021-09-30 Display panel, driving method and manufacturing method of display panel and display device

Publications (2)

Publication Number Publication Date
CN113903286A true CN113903286A (en) 2022-01-07
CN113903286B CN113903286B (en) 2024-04-23

Family

ID=79190060

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111164725.0A Active CN113903286B (en) 2021-09-30 2021-09-30 Display panel, driving method and manufacturing method of display panel and display device

Country Status (1)

Country Link
CN (1) CN113903286B (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114446238A (en) * 2022-01-26 2022-05-06 合肥维信诺科技有限公司 Pixel driving circuit, driving method and display device
CN114913816A (en) * 2022-05-23 2022-08-16 京东方科技集团股份有限公司 Pixel circuit, display panel and display device
CN116631327A (en) * 2023-05-31 2023-08-22 京东方科技集团股份有限公司 A pixel driving circuit, display panel and electronic equipment
CN116682349A (en) * 2023-06-25 2023-09-01 云谷（固安）科技有限公司 Display panel, driving method and driving device thereof
CN116798376A (en) * 2023-08-02 2023-09-22 苏州华星光电技术有限公司 Display panel and driving method thereof
CN117377996A (en) * 2022-03-30 2024-01-09 京东方科技集团股份有限公司 Display device and driving method thereof
WO2025130831A1 (en) * 2023-12-22 2025-06-26 华为技术有限公司 Display driver, display module, and electronic device
EP4636747A1 (en) * 2024-04-16 2025-10-22 Samsung Display Co., Ltd. Display apparatus

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130056729A1 (en) * 2010-06-08 2013-03-07 Katsunori Misaki Thin film transistor substrate, lcd device including the same, and method for manufacturing thin film transistor substrate
US20160124491A1 (en) * 2014-10-29 2016-05-05 Samsung Display Co., Ltd. Display apparatus and method of driving the same
CN110942743A (en) * 2019-12-26 2020-03-31 云谷（固安）科技有限公司 Driving method of pixel circuit, display panel and display device
US20200211475A1 (en) * 2018-12-27 2020-07-02 Samsung Display Co., Ltd. Driving controller, display device including the same and driving method of display device
CN111710296A (en) * 2020-06-19 2020-09-25 昆山国显光电有限公司 Pixel driving circuit, driving method of pixel driving circuit and display panel
US10878752B1 (en) * 2020-04-17 2020-12-29 Shanghai Tianma Am-Oled Co.,Ltd. Pixel driving circuit and driving method, and display device
US20210049959A1 (en) * 2019-08-16 2021-02-18 Samsung Display Co., Ltd. Pixel circuit
CN112967653A (en) * 2019-12-11 2021-06-15 厦门天马微电子有限公司 Display panel and display device
CN113436577A (en) * 2021-06-22 2021-09-24 京东方科技集团股份有限公司 Display panel, driving method thereof and display device

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130056729A1 (en) * 2010-06-08 2013-03-07 Katsunori Misaki Thin film transistor substrate, lcd device including the same, and method for manufacturing thin film transistor substrate
US20160124491A1 (en) * 2014-10-29 2016-05-05 Samsung Display Co., Ltd. Display apparatus and method of driving the same
US20200211475A1 (en) * 2018-12-27 2020-07-02 Samsung Display Co., Ltd. Driving controller, display device including the same and driving method of display device
US20210049959A1 (en) * 2019-08-16 2021-02-18 Samsung Display Co., Ltd. Pixel circuit
CN112967653A (en) * 2019-12-11 2021-06-15 厦门天马微电子有限公司 Display panel and display device
CN110942743A (en) * 2019-12-26 2020-03-31 云谷（固安）科技有限公司 Driving method of pixel circuit, display panel and display device
US10878752B1 (en) * 2020-04-17 2020-12-29 Shanghai Tianma Am-Oled Co.,Ltd. Pixel driving circuit and driving method, and display device
CN111710296A (en) * 2020-06-19 2020-09-25 昆山国显光电有限公司 Pixel driving circuit, driving method of pixel driving circuit and display panel
CN113436577A (en) * 2021-06-22 2021-09-24 京东方科技集团股份有限公司 Display panel, driving method thereof and display device

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114446238A (en) * 2022-01-26 2022-05-06 合肥维信诺科技有限公司 Pixel driving circuit, driving method and display device
CN117377996A (en) * 2022-03-30 2024-01-09 京东方科技集团股份有限公司 Display device and driving method thereof
CN114913816A (en) * 2022-05-23 2022-08-16 京东方科技集团股份有限公司 Pixel circuit, display panel and display device
CN114913816B (en) * 2022-05-23 2023-10-03 京东方科技集团股份有限公司 Pixel circuits, display panels and display devices
CN116631327A (en) * 2023-05-31 2023-08-22 京东方科技集团股份有限公司 A pixel driving circuit, display panel and electronic equipment
CN116682349A (en) * 2023-06-25 2023-09-01 云谷（固安）科技有限公司 Display panel, driving method and driving device thereof
CN116798376A (en) * 2023-08-02 2023-09-22 苏州华星光电技术有限公司 Display panel and driving method thereof
CN116798376B (en) * 2023-08-02 2023-11-28 苏州华星光电技术有限公司 Display panel and driving method thereof
WO2025130831A1 (en) * 2023-12-22 2025-06-26 华为技术有限公司 Display driver, display module, and electronic device
EP4636747A1 (en) * 2024-04-16 2025-10-22 Samsung Display Co., Ltd. Display apparatus

Also Published As

Publication number Publication date
CN113903286B (en) 2024-04-23

Similar Documents

Publication Publication Date Title
CN113903286B (en) Display panel, driving method and manufacturing method of display panel and display device
US11961477B2 (en) Pixel driving circuit, and display panel and driving method thereof
US11227548B2 (en) Pixel circuit and display device
US11030959B2 (en) Pixel circuit and driving method thereof, and display device
US11164520B2 (en) Power off method of display device, and display device
CN114093326B (en) Pixel circuit and driving method thereof
US11600225B2 (en) Display panel and driving method
CN115588397B (en) Display panel and driving method thereof, and display device
CN115035858B (en) Pixel circuit, driving method thereof and display panel
US10720105B2 (en) Display panel control device, display device, and method for driving display panel
CN107767819A (en) Pixel-driving circuit and method, display device
CN107452331A (en) A kind of image element circuit and its driving method, display device
CN107358918A (en) A pixel circuit, its driving method, and a display device
CN110164375B (en) Pixel compensation circuit, driving method, electroluminescent display panel and display device
CN207425322U (en) Pixel circuit, display base plate and display device
WO2013021418A1 (en) Display device
CN113299242A (en) Pixel circuit, driving method and display device
CN111243515A (en) Pixel circuit, display panel and driving method of pixel circuit
CN207082320U (en) A kind of image element circuit and display device
CN114203109B (en) Pixel driving circuit, compensation method thereof and display panel
CN114220388A (en) Pixel circuit, pixel driving method and display device
CN116386537B (en) Pixel driving circuit, driving method thereof and display panel
CN113990261B (en) Pixel circuit, driving method thereof and display panel
CN117475918A (en) Pixel drive circuit and display panel
CN118475972A (en) Pixel circuit, driving method thereof, array substrate and display device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant