CN1135621C - 用于晶片上金属熔丝段线性排列的方法 - Google Patents
用于晶片上金属熔丝段线性排列的方法 Download PDFInfo
- Publication number
- CN1135621C CN1135621C CNB981197337A CN98119733A CN1135621C CN 1135621 C CN1135621 C CN 1135621C CN B981197337 A CNB981197337 A CN B981197337A CN 98119733 A CN98119733 A CN 98119733A CN 1135621 C CN1135621 C CN 1135621C
- Authority
- CN
- China
- Prior art keywords
- fuse
- polyimide
- bit
- fuse section
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H10W20/494—
-
- H10P74/232—
-
- H10W20/49—
-
- H10W46/00—
-
- H10W46/403—
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49107—Fuse making
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
Claims (4)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19743271A DE19743271C1 (de) | 1997-09-30 | 1997-09-30 | Lineare Anordnung metallischer Sicherungsstrecken auf Wafern, wobei durch "Schießen" der Sicherungsstrecken Schaltungskenngrößen einstellbar sind |
| DE19743271.9 | 1997-09-30 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1213856A CN1213856A (zh) | 1999-04-14 |
| CN1135621C true CN1135621C (zh) | 2004-01-21 |
Family
ID=7844200
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB981197337A Expired - Fee Related CN1135621C (zh) | 1997-09-30 | 1998-09-29 | 用于晶片上金属熔丝段线性排列的方法 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US6698086B1 (zh) |
| EP (1) | EP0905777B1 (zh) |
| JP (1) | JPH11163153A (zh) |
| KR (1) | KR100275312B1 (zh) |
| CN (1) | CN1135621C (zh) |
| DE (2) | DE19743271C1 (zh) |
| TW (1) | TW393754B (zh) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6791157B1 (en) * | 2000-01-18 | 2004-09-14 | Advanced Micro Devices, Inc. | Integrated circuit package incorporating programmable elements |
| US6772356B1 (en) | 2000-04-05 | 2004-08-03 | Advanced Micro Devices, Inc. | System for specifying core voltage for a microprocessor by selectively outputting one of a first, fixed and a second, variable voltage control settings from the microprocessor |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59214239A (ja) * | 1983-05-16 | 1984-12-04 | Fujitsu Ltd | 半導体装置の製造方法 |
| US4647906A (en) * | 1985-06-28 | 1987-03-03 | Burr-Brown Corporation | Low cost digital-to-analog converter with high precision feedback resistor and output amplifier |
| US4894791A (en) * | 1986-02-10 | 1990-01-16 | Dallas Semiconductor Corporation | Delay circuit for a monolithic integrated circuit and method for adjusting delay of same |
| US4703389A (en) * | 1986-04-10 | 1987-10-27 | General Electric Company | Static trip circuit breaker with automatic circuit trimming |
| JPH01199404A (ja) * | 1988-02-04 | 1989-08-10 | Toshiba Corp | トリミング抵抗回路網 |
| JPH0235699A (ja) * | 1988-07-26 | 1990-02-06 | Nec Corp | 化合物半導体メモリデバイス |
| KR0140030B1 (ko) * | 1994-12-30 | 1998-07-15 | 김광호 | 퓨징 시스템 |
-
1997
- 1997-09-30 DE DE19743271A patent/DE19743271C1/de not_active Expired - Fee Related
-
1998
- 1998-06-10 DE DE59814227T patent/DE59814227D1/de not_active Expired - Lifetime
- 1998-06-10 EP EP98110693A patent/EP0905777B1/de not_active Expired - Lifetime
- 1998-06-30 TW TW087110539A patent/TW393754B/zh not_active IP Right Cessation
- 1998-08-11 KR KR1019980032497A patent/KR100275312B1/ko not_active Expired - Fee Related
- 1998-09-29 JP JP10275532A patent/JPH11163153A/ja not_active Ceased
- 1998-09-29 CN CNB981197337A patent/CN1135621C/zh not_active Expired - Fee Related
- 1998-09-30 US US09/163,874 patent/US6698086B1/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN1213856A (zh) | 1999-04-14 |
| US6698086B1 (en) | 2004-03-02 |
| EP0905777A1 (de) | 1999-03-31 |
| TW393754B (en) | 2000-06-11 |
| KR100275312B1 (ko) | 2001-02-01 |
| KR19990029285A (ko) | 1999-04-26 |
| JPH11163153A (ja) | 1999-06-18 |
| EP0905777B1 (de) | 2008-05-07 |
| DE19743271C1 (de) | 1998-10-29 |
| DE59814227D1 (de) | 2008-06-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4517583A (en) | Semiconductor integrated circuit including a fuse element | |
| KR100255591B1 (ko) | 박막 트랜지스터 어레이의 배선 연결 구조 및 그 제조 방법 | |
| US6272061B1 (en) | Semiconductor integrated circuit device having fuses and fuse latch circuits | |
| JP3150113B2 (ja) | 半導体記憶装置 | |
| CN1135621C (zh) | 用于晶片上金属熔丝段线性排列的方法 | |
| US6727026B2 (en) | Semiconductor integrated circuit patterns | |
| JP2000150832A (ja) | 半導体メモリ装置 | |
| CN1129913C (zh) | 用于编程的抗熔丝及制作方法、带编程装置的维修电路 | |
| KR930009023B1 (ko) | 반도체집적회로장치 및 그 제조방법 | |
| US7161380B2 (en) | Apparatus and method adapted to use one-time programming devices for multiple-time programming | |
| CN1106032C (zh) | 半导体装置的制造方法 | |
| JP2808594B2 (ja) | 信号遅延回路 | |
| KR20100044571A (ko) | 반도체 소자의 퓨즈 및 그 형성 방법 | |
| US6301690B1 (en) | Method to improve integrated circuit defect limited yield | |
| US20060271896A1 (en) | Semiconductor device | |
| US6586961B2 (en) | Structure and method of repair of integrated circuits | |
| KR20060112117A (ko) | 반도체소자의 퓨즈 구조 및 그 형성방법 | |
| ITMI962210A1 (it) | Circuito per la abilitazione selettiva di una pluralita' di alternative circuitali di un circuito integrato | |
| KR100668868B1 (ko) | 리페어 퓨즈 박스 및 리페어 퓨즈 박스의 레이아웃 방법 | |
| JPH0927554A (ja) | 半導体電子回路 | |
| KR100378415B1 (ko) | 단락회로로 되지 않는 박막 트랜지스터 어레이를 구비한액정 표시장치 및 그 제조방법 | |
| KR100433845B1 (ko) | 반도체장치의 리페어리던던시 퓨즈 형성방법 | |
| KR19980044787A (ko) | 반도체 장치에서의 콘택부분 노치현상 방지방법 | |
| JP2004111530A (ja) | マスクデータ作成方法、マスク製造方法、半導体装置の製造方法及び半導体装置 | |
| US20070048921A1 (en) | Method for manufacturing semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: INFINEON TECHNOLOGIES AG Free format text: FORMER OWNER: SIEMENS AKTIENGESELLSCHAFT Effective date: 20130304 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20130304 Address after: German Neubiberg Patentee after: Infineon Technologies AG Address before: Munich, Germany Patentee before: Siemens AG Effective date of registration: 20130304 Address after: Munich, Germany Patentee after: QIMONDA AG Address before: German Neubiberg Patentee before: Infineon Technologies AG |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20160113 Address after: German Berg, Laura Ibiza Patentee after: Infineon Technologies AG Address before: Munich, Germany Patentee before: QIMONDA AG |
|
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20040121 Termination date: 20160929 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |