[go: up one dir, main page]

CN113541705B - Device and method for resisting adjacent frequency interference - Google Patents

Device and method for resisting adjacent frequency interference Download PDF

Info

Publication number
CN113541705B
CN113541705B CN202010319212.1A CN202010319212A CN113541705B CN 113541705 B CN113541705 B CN 113541705B CN 202010319212 A CN202010319212 A CN 202010319212A CN 113541705 B CN113541705 B CN 113541705B
Authority
CN
China
Prior art keywords
per
adjacent channel
channel interference
processing unit
input end
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202010319212.1A
Other languages
Chinese (zh)
Other versions
CN113541705A (en
Inventor
刘恋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Fulian Fugui Precision Industry Co Ltd
Original Assignee
Fulian Guoji Shanghai Electronics Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fulian Guoji Shanghai Electronics Co ltd filed Critical Fulian Guoji Shanghai Electronics Co ltd
Priority to CN202010319212.1A priority Critical patent/CN113541705B/en
Publication of CN113541705A publication Critical patent/CN113541705A/en
Application granted granted Critical
Publication of CN113541705B publication Critical patent/CN113541705B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/06Receivers
    • H04B1/10Means associated with receiver for limiting or suppressing noise or interference
    • H04B1/1027Means associated with receiver for limiting or suppressing noise or interference assessing signal quality or detecting noise/interference for the received signal
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/06Receivers
    • H04B1/10Means associated with receiver for limiting or suppressing noise or interference
    • H04B1/1027Means associated with receiver for limiting or suppressing noise or interference assessing signal quality or detecting noise/interference for the received signal
    • H04B2001/1045Adjacent-channel interference

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Noise Elimination (AREA)

Abstract

一种抗邻频干扰装置,包括:无线接收端,用于接收无线信号;处理单元,电连接于所述无线接收端,用于解调所述无线信号,并计算所述无线信号的PER,并根据所述PER确定邻频干扰深度等级,进而根据所述邻频干扰深度等级筛选所述无线信号的子载波;子载波处理电路电连接于所述处理单元,用于解调所述处理单元所筛选出来的所述子载波。进而子载波处理电路解调所述子载波以提升无线接收端数据接收能力,提高通信质量。

Figure 202010319212

An anti-adjacent frequency interference device, comprising: a wireless receiving end for receiving wireless signals; a processing unit, electrically connected to the wireless receiving end, for demodulating the wireless signal and calculating the PER of the wireless signal, and determine the adjacent frequency interference depth level according to the PER, and then screen the subcarriers of the wireless signal according to the adjacent frequency interference depth level; the subcarrier processing circuit is electrically connected to the processing unit for demodulating the processing unit the screened out subcarriers. Further, the sub-carrier processing circuit demodulates the sub-carriers to improve the data receiving capability of the wireless receiver and improve the communication quality.

Figure 202010319212

Description

Adjacent frequency interference resisting device and method
Technical Field
The present invention relates to the field of wireless communications, and in particular, to an adjacent channel interference prevention device and an adjacent channel interference prevention method.
Background
With the continuous development of wireless communication technology, wireless signals such as WIFI, bluetooth and the like are ubiquitous, but the number of available channels is limited. WiFi, bluetooth and Zigbee are also 2.4GHz ISM bands, and the gap between the used frequency bands becomes very small and even partially overlapped. This causes waveform superposition or fading, which results in that the receiving end cannot accurately identify and demodulate the desired signal, and the communication quality is seriously affected.
Disclosure of Invention
In view of the above, there is a need to provide an adjacent channel interference resisting apparatus to improve the data receiving capability of the wireless receiving end and improve the communication quality, and also to provide an adjacent channel interference resisting method.
An adjacent channel interference resistant apparatus according to an embodiment of the present invention includes:
the wireless receiving end is used for receiving wireless signals;
the processing unit is electrically connected with the wireless receiving end and used for demodulating the wireless signals, calculating PER of the wireless signals, determining the adjacent channel interference depth level according to the PER and screening the subcarriers of the wireless signals according to the adjacent channel interference depth level;
the subcarrier processing circuit is electrically connected to the processing unit and is used for demodulating the subcarriers.
Preferably, the processing unit is further configured to:
defining a preset adjacent frequency interference depth grade according to the interleaving depth of the wireless signal and the adjacent frequency signal;
mapping the PERs to the preset adjacent channel interference depth levels.
Preferably, the processing unit is further configured to:
calculating the PER of the demodulated subcarriers;
judging whether the PER of the demodulated subcarriers is zero or not;
and if the PER is not zero, sending a signal for reducing the modulation level.
Preferably, the processor is further configured to recalculate the PER of the wireless signal after the adjustment level is lowered.
Preferably, the subcarrier processing circuit includes:
the first subtractor comprises a first input end, a second input end and an output end, wherein the first input end is electrically connected with the processing unit, and the second input end is electrically connected with the processing unit;
the voltage follower comprises a first input end, a second input end and an output end, wherein the first input end is electrically connected to the second input end of the first subtracter, and the second input end is electrically connected to the output end;
the second subtracter comprises a first input end, a second input end and an output end, wherein the first input end is electrically connected to the output end of the first subtracter, and the second input end is electrically connected to the output end of the voltage follower.
An embodiment of the present invention provides an adjacent channel interference resisting method, which is applied to an adjacent channel interference resisting device, where the adjacent channel interference resisting device includes a receiving end, a processing unit, and a subcarrier processing circuit, and the adjacent channel interference resisting method includes:
receiving a wireless signal;
demodulating the wireless signal and calculating a PER of the wireless signal;
determining the adjacent channel interference depth according to the PER;
screening the subcarriers of the wireless signals according to the adjacent channel interference depth;
and demodulating the screened sub-carriers.
Preferably, the step of determining the adjacent channel interference depth according to the PER further comprises:
judging whether the PER is zero or not;
if the PER is zero, analyzing the wireless signals;
and if the PER is not zero, determining the adjacent channel interference depth according to the PER.
Preferably, the step of determining the adjacent channel interference depth according to the PER specifically includes:
defining preset adjacent frequency interference depth levels according to the interleaving depth of the wireless signals and the adjacent frequency signals;
mapping the PERs to the preset adjacent channel interference depth levels.
Preferably, the method further comprises:
calculating PER of the demodulated subcarriers;
judging whether the PER of the demodulated subcarriers is zero or not;
and if the PER is not zero, sending a signal for reducing the modulation level.
Preferably, the method further comprises:
and after the adjustment level is reduced, recalculating PER of the wireless signal.
Compared with the prior art, the adjacent channel interference resisting device and the adjacent channel interference resisting method thereof provided by the embodiment of the invention have the advantages that the processing unit is used for calculating the PER of the wireless signal, the adjacent channel interference depth level is determined according to the PER, the sub-carrier of the wireless signal is screened according to the adjacent channel interference depth level, and the sub-carrier processing circuit demodulates the sub-carrier so as to improve the data receiving capacity of a wireless receiving end and improve the communication quality.
Drawings
Fig. 1 is a block diagram of an embodiment of an apparatus for resisting adjacent channel interference according to the present invention.
Fig. 2-4 are schematic diagrams of the adjacent channel interference level of the present invention.
Fig. 5 is a diagram illustrating subcarrier levels according to the present invention.
Fig. 6 is a diagram of a subcarrier-QAM constellation in accordance with the present invention.
Fig. 7 is a diagram of another QAM constellation for a subcarrier of the present invention.
Fig. 8 is a circuit diagram of a subcarrier processing circuit according to the present invention.
FIG. 9 is a flowchart illustrating an embodiment of a method for preventing adjacent channel interference according to the present invention.
Description of the main elements
Adjacent channel interference resisting device 10
Wireless receiving terminal 100
Processing unit 101
Subcarrier processing unit 102
First subtracter U1
Second subtracter U2
Voltage follower U3
First to seventh resistors R1 to R7
First to third capacitances C1-C3
Pilot subcarriers D1-D2
First to third operational amplifiers AP1 to AP3
The following detailed description will further illustrate the invention in conjunction with the above-described figures.
Detailed Description
Referring to fig. 1, fig. 1 is a schematic structural diagram of an embodiment of an adjacent channel interference rejection apparatus 10 according to the present invention. In the present embodiment, the adjacent channel interference rejection apparatus 10 includes a radio receiving end 100, a processing unit 101, and a subcarrier processing circuit 102. In the present embodiment, the wireless receiving end receives a WiFi signal as an example, but the invention is not limited thereto.
In this embodiment, the wireless receiving end 100 is configured to receive a wireless signal, such as a WiFi signal. The processing unit 101 is electrically connected to the wireless receiving end 100, and configured to demodulate the wireless signal, and further configured to calculate a PER (packet error rate) of the wireless signal, when the PER is zero, the processing unit executes subsequent processing, such as analyzing the wireless signal, and when the PER is not zero, the processing unit 101 further determines an adjacent channel interference depth level according to the PER, and then screens a subcarrier of the wireless signal according to the adjacent channel interference depth level. The subcarrier processing circuit is electrically connected to the processing unit 101, and is configured to demodulate the subcarriers screened by the processing unit 101.
In this embodiment, the processor 101 is further configured to define a preset adjacent channel interference depth level according to an interleaving depth of the wireless signal and the adjacent channel signal, and map the PER to the preset adjacent channel interference depth level.
In one embodiment of the invention, the processor defines three adjacent channel interference depth levels: low interference level, medium interference level, and high interference level. Referring to fig. 2-4 together, fig. 2-4 are schematic diagrams of adjacent channel interference levels, as shown in the figure, a solid line signal represents a wireless signal, a dashed line signal represents an adjacent channel interference signal, and the deeper the interleaving between the wireless signal and the adjacent channel interference signal is, the higher the adjacent channel interference depth level is. The processing unit 101 first calculates PER size and maps PER to three interleaving depth levels of the wireless signal and the adjacent channel interference signal: when 0-PER-Ap-10%, mapping to low interference levels (as in the example shown in FIG. 2); when PER is 10% ≦ PER ≦ 30%, mapping to a medium interference level (as in the example shown in FIG. 3); PER >30, to high interference levels (example shown in FIG. 4). In this embodiment, the PER value is the number of packets with demodulation errors divided by the total number of packets.
Referring to fig. 5, fig. 5 is a schematic diagram of subcarrier hierarchy, which is illustrated in the present embodiment by taking WLAN (Wireless LAN, wireless local area network) OFDM (Orthogonal frequency-division multiplexing) with 20MHz bandwidth as an example, and as shown in the figure, 52 subcarriers are defined as three hierarchies by using 4 pilot subcarriers D1-D2: the first level includes [ 1-5 ] & [ 48-52 ]; the second order comprises [1 to 5] & [ [7 to 19] & [34 to 46] & [48 to 52]; the third level is all but 4 pilot subcarriers.
When the wireless signal is interleaved with the adjacent channel interference signal with a low interference level, the wireless receiving end 100 demodulates the subcarriers falling into the first level again through the subcarrier processing circuit 102; when the interference level in the wireless signal and the adjacent channel interference signal is interlaced, the subcarrier falling into the second level is demodulated again through the subcarrier processing circuit 102; when the wireless signal is interleaved with the adjacent channel interference signal with a high interference level, the sub-carrier processing circuit 102 re-demodulates the sub-carriers falling into the third level.
In this embodiment, the processing unit 101 is further configured to calculate PER of the demodulated subcarriers, determine whether the PER of the demodulated subcarriers is zero, and send a signal for decreasing the modulation level if the PER is not zero. Specifically, the subcarrier is demodulated again by the subcarrier processing circuit 102, and still cannot be demodulated correctly, so as to avoid entering into the dead cycle, the processing unit selects to negotiate with the transmitting end, and then communicates with each other after reducing the modulation level. The processor is further configured to recalculate the PER of the wireless signal after the adjustment level is decreased. The modulation level corresponds to the transmission rate and the subcarrier modulation difficulty. The higher the modulation level, the higher the subcarrier demodulation difficulty and the higher the transmission rate.
Referring to fig. 6, fig. 6 is a circuit diagram of an embodiment of a subcarrier processing circuit according to the present invention. In the present embodiment, the subcarrier processing circuit includes a first subtractor U1, a second subtractor U2, and a voltage follower U3. The first subtractor U1 includes a first input end, a second input end and an output end, the first input end is electrically connected to the processing unit 101, and the second input end is electrically connected to the processing unit 101. And the voltage follower U33 comprises a first input end, a second input end and an output end, wherein the first input end is electrically connected to the second input end of the first subtracter U1, and the second input end is electrically connected to the output end. And the second subtracter U2 comprises a first input end, a second input end and an output end, wherein the first input end is electrically connected to the output end of the first subtracter U1, and the second input end is electrically connected to the output end of the voltage follower U3. The first subtractor U1 is composed of a first operational amplifier AP1, a first resistor R1, a second resistor R2, a third resistor R3, a fourth resistor R4, and a first capacitor C1. The voltage follower U3 is composed of a second operational amplifier AP2 and a second capacitor. The second subtractor U2 is composed of a third operational amplifier AP3, a fifth resistor R5, a sixth resistor R6, a seventh resistor R7, an eighth resistor R8, and a third capacitor C3. The first operational amplifier AP1 includes a positive phase input terminal, an inverse phase input terminal and an output terminal, the positive phase input terminal is electrically connected to the processing unit 101 through a first resistor R1 to receive a demodulated position signal _ C of the wireless signal, and the inverse phase input terminal is electrically connected to the processing unit 101 through a second resistor R2 to receive an actual position signal _ B of the wireless signal. The third resistor R3 is electrically connected between the inverting input terminal of the first operational amplifier AP17 and the output terminal of the first operational amplifier AP 1. One end of the fourth resistor R4 is electrically connected to the common end of the first resistor R1 and the non-inverting input end of the first operational amplifier AP1, and the other end is grounded. The second operational amplifier AP2 includes a positive phase input terminal, an inverse phase input terminal, and an output terminal, the positive phase input terminal is electrically connected to a common terminal of the second resistor R2 and the processor unit 101, and the inverse phase input terminal is electrically connected to the output terminal. The third operational amplifier AP3 includes a positive phase input terminal, an inverse phase input terminal and an output terminal, the positive phase input terminal is electrically connected to the output terminal of the first operational amplifier AP1 through a fifth resistor R5 and a first capacitor C1 which are sequentially connected, and the inverse phase input terminal is electrically connected to the output terminal of the second operational amplifier AP2 through a sixth resistor R6 and a second capacitor C2 which are sequentially connected. And the seventh resistor R7 is electrically connected between the inverting input terminal and the output terminal of the third operational amplifier AP 3. One end of the eighth resistor R8 is electrically connected to the common end of the fifth resistor R5 and the third operational amplifier AP3, and the other end is grounded. And a third capacitor C3 electrically connected to the output end of the third operational amplifier AP3, for outputting the demodulated subcarrier signal _ D.
Referring to fig. 7, fig. 7 is a QAM (Quadrature Amplitude Modulation) constellation diagram, as shown in fig. 7, when aliasing occurs between a subcarrier and an adjacent channel interference wave, a is an ideal position of the subcarrier, and due to the aliasing of the interference wave, a position mapped to the constellation diagram is moved from the ideal position a to an actual position B, so that a demodulation misjudgment may occur, the demodulation position is changed to C, and a data demodulation error from 0111 is 0011. The mixed signal after interference is processed by the subcarrier processing circuit 102
Figure BDA0002460715080000061
Is calculated as
Figure BDA0002460715080000062
The distance between the actual position and the ideal position is shortened, so that the demodulation error rate can be greatly reduced.
Referring to fig. 8, fig. 8 is another QAM constellation diagram of the sub-carriers, as shown in fig. 8, if the influence of the interference wave on the sub-carriers is small, i.e. the ideal position a is close to the actual position B, the processing unit 101 can demodulate correctly. The ideal position of the subcarrier coincides with the demodulation position, i.e. a coincides with C and B is the actual position, then
Figure BDA0002460715080000063
The result after the operation is about
Figure BDA0002460715080000064
Therefore, the correct sub-carrier can still be demodulated correctly after the operation.
Fig. 9 is a flowchart illustrating an embodiment of a method for preventing adjacent channel interference according to the present invention. In this embodiment, the method for preventing adjacent channel interference is applied to the apparatus 10 for preventing adjacent channel interference, and the method for preventing adjacent channel interference includes the following steps:
step S31: a wireless signal is received.
Step S32: the wireless signal is demodulated and a PER of the wireless signal is calculated.
Specifically, in this embodiment, the method further comprises the steps of:
judging whether the PER is zero or not;
if the PER is zero, analyzing the wireless signal;
if the PER is not zero, step S32 is performed.
Step S33: and determining the adjacent channel interference depth according to the PER.
Specifically, the step of determining the adjacent channel interference depth according to the PER specifically includes:
and defining preset adjacent frequency interference depth levels according to the interleaving depth of the wireless signals and the adjacent frequency signals.
Mapping the PERs to the preset adjacent channel interference depth levels.
Step S34: and screening the subcarriers of the wireless signals according to the adjacent channel interference depth.
Step S35: and demodulating the screened subcarriers.
In other embodiments of the present invention, the method may further comprise the steps of:
and calculating PER of the demodulated subcarriers.
And judging whether the PER of the demodulated subcarriers is zero or not.
And if the PER is not zero, sending a signal for reducing the modulation level.
After the adjustment level is decreased, the process returns to step S32 to recalculate the PER of the wireless signal.
Compared with the prior art, the adjacent channel interference resisting device and the adjacent channel interference resisting method thereof provided by the embodiment of the invention calculate the PER of the wireless signal through the processing unit, determine the adjacent channel interference depth level according to the PER, and then screen the subcarrier of the wireless signal according to the adjacent channel interference depth level; and then the subcarrier processing circuit demodulates the subcarrier to promote the data receiving capacity of the wireless receiving end and improve the communication quality.
It will be appreciated by those skilled in the art that the above embodiments are only for illustrating the present invention and are not to be used as a limitation of the present invention, and that suitable modifications and variations of the above embodiments are within the scope of the present invention as claimed in the appended claims, as long as they fall within the true spirit of the present invention.

Claims (10)

1. An apparatus for resisting adjacent channel interference, comprising:
the wireless receiving end is used for receiving wireless signals;
the processing unit is electrically connected to the wireless receiving end, and is used for demodulating the wireless signal, calculating a Packet Error Rate (PER) of the wireless signal, determining an adjacent channel interference depth level according to the PER, and screening a subcarrier of the wireless signal according to the adjacent channel interference depth level;
the subcarrier processing circuit is electrically connected to the processing unit and used for demodulating the subcarriers screened by the processing unit.
2. The anti-splatter apparatus of claim 1, wherein the processing unit is further configured to:
defining preset adjacent frequency interference depth levels according to the interleaving depth of the wireless signals and the adjacent frequency signals;
mapping the PERs to the preset adjacent channel interference depth levels.
3. The anti-splatter apparatus of claim 2, wherein the processing unit is further configured to:
calculating the PER of the demodulated subcarriers;
judging whether the PER of the demodulated subcarriers is zero or not;
and if the PER is not zero, sending a signal for reducing the modulation level.
4. The anti-splatter apparatus of claim 3, wherein the processing unit is further configured to recalculate the PER of the wireless signal after the modulation level is lowered.
5. The anti-splatter apparatus of claim 4, wherein the subcarrier processing circuit comprises:
the first input end of the first subtracter is electrically connected with the processing unit, and the second input end of the first subtracter is electrically connected with the processing unit;
the voltage follower comprises a first input end, a second input end and an output end, wherein the first input end of the voltage follower is electrically connected to the second input end of the first subtracter, and the second input end of the voltage follower is electrically connected to the output end of the voltage follower;
and the second subtracter comprises a first input end, a second input end and an output end, wherein the first input end of the second subtracter is electrically connected with the output end of the first subtracter, and the second input end of the second subtracter is electrically connected with the output end of the voltage follower.
6. An adjacent channel interference resisting method is applied to an adjacent channel interference resisting device, the adjacent channel interference resisting device comprises a receiving end, a processing unit and a subcarrier processing circuit, and the adjacent channel interference resisting method comprises the following steps:
receiving a wireless signal;
demodulating the wireless signal and calculating a PER of the wireless signal;
determining the adjacent channel interference depth according to the PER;
screening the subcarriers of the wireless signals according to the adjacent channel interference depth;
and demodulating the screened subcarriers.
7. The method for resisting adjacent channel interference according to claim 6, said step of determining the depth of adjacent channel interference according to the PER further comprising:
judging whether the PER is zero or not;
if the PER is zero, analyzing the wireless signal;
and if the PER is not zero, determining the adjacent channel interference depth according to the PER.
8. The method of claim 7, wherein the step of determining the depth of the adjacent channel interference according to the PER comprises:
defining preset adjacent frequency interference depth levels according to the interleaving depth of the wireless signals and the adjacent frequency signals;
mapping the PERs to the preset adjacent channel interference depth levels.
9. The method of claim 6, wherein the method further comprises:
calculating the PER of the demodulated subcarriers;
judging whether the PER of the demodulated subcarriers is zero or not;
and if the PER is not zero, sending a signal for reducing the modulation level.
10. The method of claim 9, wherein the method further comprises:
and after the modulation level is reduced, recalculating PER of the wireless signal.
CN202010319212.1A 2020-04-21 2020-04-21 Device and method for resisting adjacent frequency interference Active CN113541705B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010319212.1A CN113541705B (en) 2020-04-21 2020-04-21 Device and method for resisting adjacent frequency interference

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010319212.1A CN113541705B (en) 2020-04-21 2020-04-21 Device and method for resisting adjacent frequency interference

Publications (2)

Publication Number Publication Date
CN113541705A CN113541705A (en) 2021-10-22
CN113541705B true CN113541705B (en) 2022-10-04

Family

ID=78123920

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010319212.1A Active CN113541705B (en) 2020-04-21 2020-04-21 Device and method for resisting adjacent frequency interference

Country Status (1)

Country Link
CN (1) CN113541705B (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2975937B1 (en) * 1998-10-23 1999-11-10 株式会社次世代デジタルテレビジョン放送システム研究所 Error correction device
TW200501652A (en) * 2003-06-17 2005-01-01 Integrated Programmable Communications Inc Avoidance mechanism for co-channel interference in a wireless network
CN202353599U (en) * 2011-12-08 2012-07-25 波达通信设备(广州)有限公司 Adjacent-channel interference restraining circuit for microwave transceivers
WO2018075711A1 (en) * 2016-10-20 2018-04-26 Hughes Network Systems, Llc Satellite transmission including narrowband interference erasure
JP2019091990A (en) * 2017-11-13 2019-06-13 株式会社国際電気通信基礎技術研究所 Frame error rate prediction device, wireless communication device, and wireless communication system

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2975937B1 (en) * 1998-10-23 1999-11-10 株式会社次世代デジタルテレビジョン放送システム研究所 Error correction device
TW200501652A (en) * 2003-06-17 2005-01-01 Integrated Programmable Communications Inc Avoidance mechanism for co-channel interference in a wireless network
CN202353599U (en) * 2011-12-08 2012-07-25 波达通信设备(广州)有限公司 Adjacent-channel interference restraining circuit for microwave transceivers
WO2018075711A1 (en) * 2016-10-20 2018-04-26 Hughes Network Systems, Llc Satellite transmission including narrowband interference erasure
JP2019091990A (en) * 2017-11-13 2019-06-13 株式会社国際電気通信基礎技術研究所 Frame error rate prediction device, wireless communication device, and wireless communication system

Also Published As

Publication number Publication date
CN113541705A (en) 2021-10-22

Similar Documents

Publication Publication Date Title
TWI690227B (en) Communication system and method and communication station
US9294326B2 (en) Data unit format for multi-user data in long-range wireless local area networks (WLANS)
JP5053365B2 (en) OFDMA based on cognitive radio
CN106856670A (en) Method and device for decoding DL physical channel in narrowband system
KR101582508B1 (en) Modulation and coding schemes in sub-1 ghz networks
CN101485135A (en) Bandwidth asymmetric communication system based on OFDM and TDMA
CN108737058A (en) A kind of configuration method of reference signal, apparatus and system
PH12014502158B1 (en) Frame formats and timing parameters in sub-1 ghz networks
US9917678B2 (en) Method and apparatus for generating a long training sequence and sending a signal
KR20150129313A (en) Adjusting multi-carrier modulation and transmission power properties
WO2017143201A1 (en) Transmit error vector magnitude and spectral mask requirements for ofdma transmission
US20150146809A1 (en) Nc-ofdm for a cognitive radio
US9503960B2 (en) Radio communication apparatus and radio communication method
JP2006527562A (en) Receiver for multi-carrier communication system
CN101848175A (en) Methods and devices for pilot signal transmitting and pilot signal-based channel estimation
CN113541705B (en) Device and method for resisting adjacent frequency interference
EP4373044A1 (en) Method and apparatus for transmitting phase tracking reference signal
US12028149B2 (en) System and method for range extension of wireless networks
CN120345204A (en) Apparatus, method, and computer program for index modulation
JP4716667B2 (en) Wireless communication device
TWI607643B (en) Device and method of handling soft information
WO2012109930A1 (en) Method, device, and system for transmitting baseband data
KR20080047022A (en) Location measuring device and method for providing location information of repeater unit and location based service system and method using same
CN117955790A (en) A communication method and device
WO2017011109A1 (en) Preamble detection on a communication channel

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information

Address after: 201613 No. 1925, Nanle Road, Songjiang Industrial Zone, Songjiang District, Shanghai

Applicant after: Fulian Guoji (Shanghai) Electronics Co.,Ltd.

Address before: 201613 Shanghai Songjiang District Songjiang Export Processing Zone South Le road 1925

Applicant before: Ambit Microsystems (Shanghai) Ltd.

CB02 Change of applicant information
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20251118

Address after: The first floor, the second floor, the third floor and the fourth floor of the factory building No.1, f8d District, Foxconn science and Technology Industrial Park, east side of Minqing Road, Longhua street, Shenzhen City, Guangdong Province

Patentee after: Shenzhen Fulian Fugui Precision Industry Co.,Ltd.

Country or region after: China

Address before: 201613 No. 1925, Nanle Road, Songjiang Industrial Zone, Songjiang District, Shanghai

Patentee before: Fulian Guoji (Shanghai) Electronics Co.,Ltd.

Country or region before: China