CN112928112B - Low-trigger high-maintenance bidirectional SCR protective device and process method thereof - Google Patents
Low-trigger high-maintenance bidirectional SCR protective device and process method thereof Download PDFInfo
- Publication number
- CN112928112B CN112928112B CN202110113617.4A CN202110113617A CN112928112B CN 112928112 B CN112928112 B CN 112928112B CN 202110113617 A CN202110113617 A CN 202110113617A CN 112928112 B CN112928112 B CN 112928112B
- Authority
- CN
- China
- Prior art keywords
- well
- active region
- active
- region
- wells
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 30
- 230000002457 bidirectional effect Effects 0.000 title claims abstract description 26
- 238000012423 maintenance Methods 0.000 title claims abstract description 13
- 230000001681 protective effect Effects 0.000 title claims 4
- 210000000746 body region Anatomy 0.000 claims abstract description 69
- 239000000758 substrate Substances 0.000 claims abstract description 41
- 238000000407 epitaxy Methods 0.000 claims description 5
- 238000009792 diffusion process Methods 0.000 claims description 4
- 238000005468 ion implantation Methods 0.000 claims description 3
- 239000004065 semiconductor Substances 0.000 claims description 3
- 101100123053 Arabidopsis thaliana GSH1 gene Proteins 0.000 description 23
- 101100298888 Arabidopsis thaliana PAD2 gene Proteins 0.000 description 23
- 101150092599 Padi2 gene Proteins 0.000 description 23
- 102100035735 Protein-arginine deiminase type-2 Human genes 0.000 description 23
- 101000590281 Homo sapiens 26S proteasome non-ATPase regulatory subunit 14 Proteins 0.000 description 20
- 101001114059 Homo sapiens Protein-arginine deiminase type-1 Proteins 0.000 description 20
- 102100023222 Protein-arginine deiminase type-1 Human genes 0.000 description 20
- 230000015556 catabolic process Effects 0.000 description 15
- 238000010586 diagram Methods 0.000 description 8
- 102000004207 Neuropilin-1 Human genes 0.000 description 6
- 108090000772 Neuropilin-1 Proteins 0.000 description 6
- 102000004213 Neuropilin-2 Human genes 0.000 description 6
- 108090000770 Neuropilin-2 Proteins 0.000 description 6
- 230000003071 parasitic effect Effects 0.000 description 5
- 101100365087 Arabidopsis thaliana SCRA gene Proteins 0.000 description 4
- 101000704557 Homo sapiens Sulfiredoxin-1 Proteins 0.000 description 4
- 101150105073 SCR1 gene Proteins 0.000 description 4
- 101100134054 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) NTG1 gene Proteins 0.000 description 4
- 102100031797 Sulfiredoxin-1 Human genes 0.000 description 4
- 230000001960 triggered effect Effects 0.000 description 4
- 101000668165 Homo sapiens RNA-binding motif, single-stranded-interacting protein 1 Proteins 0.000 description 3
- 102100039692 RNA-binding motif, single-stranded-interacting protein 1 Human genes 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 239000011149 active material Substances 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
- H10D89/601—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs
- H10D89/711—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs using bipolar transistors as protective elements
- H10D89/713—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs using bipolar transistors as protective elements including a PNP transistor and a NPN transistor, wherein each of said transistors has its base region coupled to the collector region of the other transistor, e.g. silicon controlled rectifier [SCR] devices
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
- Thyristors (AREA)
Abstract
本发明提供了一种低触发高维持双向SCR防护器件及其工艺方法,该器件包括:衬底,在衬底中由外向内形成的第一阱和第一掩埋层;在第一掩埋层上形成的第一深型阱;在第一深型阱上由外向内依次形成第二、三、四、五阱;在第三、五阱中分别形成的第一、二体区;在第一阱中形成的第一有源区;在第三阱中由外向内形成的第二、三有源区;在第一体区中形成的第四有源区;在第三阱和第四阱的交界处、在第四阱和第五阱的交界处分别形成的第五、第六有源区;在第五阱中形成的第七有源区;在第二体区中形成的第八有源区。本发明提供的SCR器件能够保证端口正常工作在正负压下实现HBM ESD保护能力。
The invention provides a low-trigger high-maintenance bidirectional SCR protection device and a process method thereof. The device includes: a substrate, a first well and a first buried layer formed from outside to inside in the substrate; on the first buried layer The first deep well is formed; the second, third, fourth, and fifth wells are formed sequentially from outside to inside on the first deep well; the first and second body regions are respectively formed in the third and fifth wells; in the first The first active region formed in the well; the second and third active regions formed from outside to inside in the third well; the fourth active region formed in the first body region; the third well and the fourth well The fifth and sixth active regions are respectively formed at the junction of the fourth well and the fifth well; the seventh active region formed in the fifth well; the eighth active region formed in the second body region active area. The SCR device provided by the present invention can ensure the normal operation of the port and realize HBM ESD protection capability under positive and negative pressure.
Description
技术领域Technical field
本发明属于半导体器件领域,尤其涉及一种低触发高维持双向SCR防护器件及其工艺方法。The invention belongs to the field of semiconductor devices, and in particular relates to a low-trigger and high-sustainment bidirectional SCR protection device and a process method thereof.
背景技术Background technique
随着半导体工艺尺寸的缩小,器件工作电压与击穿电压的差距越来越小,集成电路的静电泄放(Electro-Static discharge,ESD)问题越来越显著。通常情况下IC端口的工作电压在0V到电源电压之间,从而普通器件端口的ESD结构也只需要保证端口电压在0V和电源电压之间时ESD器件没有漏电流。为了实现双向端口的ESD保护,一种双向SCR结构被提出。As the size of semiconductor processes shrinks, the gap between device operating voltage and breakdown voltage becomes smaller and smaller, and the electrostatic discharge (ESD) problem of integrated circuits becomes more and more significant. Normally, the operating voltage of the IC port is between 0V and the power supply voltage, so the ESD structure of the ordinary device port only needs to ensure that the ESD device has no leakage current when the port voltage is between 0V and the power supply voltage. In order to achieve ESD protection of bidirectional ports, a bidirectional SCR structure is proposed.
图1为现有高触发电压的双向SCR器件剖面结构图,该结构包括P型衬底(PSUB)1,N型掩埋层(BN+)2,深N阱(HVNWELL)11,P阱(PWELL)3、8,N阱(NWELL)7,P掺杂有源区(P+)4、10,N掺杂有源区(N+)5、9。在应用时,P掺杂有源区4和N掺杂有源区5接PAD1,P掺杂有源区10、N掺杂有源区9接PAD2。在应用时,PAD1相对于PAD2施加正向TLP脉冲,P掺杂有源区4、P阱3作为发射极,N阱7作为基极,P阱8、P掺杂有源区10作为集电极,构成横向PNP三极管。深N型阱(HVNWELL)11作为集电极,P阱8作为基极,N掺杂有源区9作为发射极,构成纵向NPN三极管。这个横向PNP和纵向NPN就构成了可控硅结构SCR1。PAD1相对于PAD2施加负向TLP脉冲,P掺杂有源区9、P阱8作为发射极,N阱7作为基极,P阱3、P掺杂有源区4作为集电极,构成横向PNP三极管。深N型阱(HVNWELL)11作为集电极,P阱3作为基极,N掺杂有源区5作为发射极,构成纵向NPN三极管。这个横向PNP和纵向NPN就构成了可控硅结构SCR2。等效电路如图2所示。Figure 1 is a cross-sectional structural diagram of an existing high trigger voltage bidirectional SCR device. The structure includes a P-type substrate (PSUB) 1, an N-type buried layer (BN+) 2, a deep N well (HVNWELL) 11, and a P well (PWELL). 3, 8, N well (NWELL) 7, P doped active region (P+) 4, 10, N doped active region (N+) 5, 9. In application, the P-doped active region 4 and the N-doped active region 5 are connected to PAD1, and the P-doped active region 10 and N-doped active region 9 are connected to PAD2. In application, PAD1 applies a forward TLP pulse relative to PAD2, P-doped active region 4 and P-well 3 serve as emitters, N-well 7 serves as the base, and P-well 8 and P-doped active region 10 serve as collectors. , forming a lateral PNP transistor. The deep N-type well (HVNWELL) 11 serves as the collector, the P-well 8 serves as the base, and the N-doped active region 9 serves as the emitter, forming a vertical NPN transistor. This horizontal PNP and vertical NPN constitute the silicon controlled structure SCR1. PAD1 applies a negative TLP pulse relative to PAD2, P-doped active region 9 and P-well 8 serve as emitters, N-well 7 serves as the base, P-well 3 and P-doped active region 4 serve as collectors, forming a lateral PNP triode. The deep N-type well (HVNWELL) 11 serves as the collector, the P-well 3 serves as the base, and the N-doped active region 5 serves as the emitter, forming a vertical NPN transistor. This horizontal PNP and vertical NPN constitute the thyristor structure SCR2. The equivalent circuit is shown in Figure 2.
在ESD事件发生时,如果端口PAD1电压高于PAD2,并且达到N阱7和P阱8形成的反向PN结击穿电压后,PN结发生雪崩击穿,横向PNP导通,P阱8的少子电子流入N阱7,N阱7的少子空穴流入P阱8,形成电流方向为从N阱7到P阱8的正向电流,该电流在P阱8的电阻上产生压降,使得纵向NPN2导通,PNP与NPN2形成正反馈导致SCR1结构被触发;当端口PAD1电压低于PAD2,并且电压达到N阱7和P阱3形成的反向PN结击穿电压后,PN结被击穿,横向PNP导通,少子空穴由N阱7流入P阱3,电流在P阱3电阻上产生压降,使得纵向NPN1导通,PNP与NPN1形成正反馈导致SCR2结构被触发。When an ESD event occurs, if the voltage of port PAD1 is higher than PAD2 and reaches the breakdown voltage of the reverse PN junction formed by N well 7 and P well 8, the PN junction will undergo avalanche breakdown, the lateral PNP will conduct, and the P well 8 will Minority carrier electrons flow into N well 7, and minority carrier holes in N well 7 flow into P well 8, forming a forward current in the direction from N well 7 to P well 8. This current generates a voltage drop on the resistance of P well 8, so that Vertical NPN2 is turned on, and PNP and NPN2 form a positive feedback, causing the SCR1 structure to be triggered; when the voltage of port PAD1 is lower than PAD2, and the voltage reaches the reverse PN junction breakdown voltage formed by N well 7 and P well 3, the PN junction is struck Through, the transverse PNP is turned on, and the minority carrier holes flow from N well 7 into P well 3. The current generates a voltage drop on the resistance of P well 3, causing the vertical NPN1 to turn on. PNP and NPN1 form a positive feedback, causing the SCR2 structure to be triggered.
从该结构看,触发SCR1结构需要端口PAD1与PAD2之间电压超过N阱7和P阱8之间的PN结的反向击穿电压,由于构成该PN结的两个阱的掺杂浓度都比较低,因此反向击穿电压较高,有可能高于芯片内部器件栅氧化层的击穿电压,从而无法起到ESD保护的作用。由于结构的对称性,SCR2的击穿电压等于SCR1的击穿电压,这个击穿电压在一般的BCD工艺中为30~50V,如果击穿电压高于芯片内部器件栅氧化层击穿电压,就会导致SCR器件起不到ESD保护作用,影响整个芯片的可靠性。From this structure, triggering the SCR1 structure requires that the voltage between ports PAD1 and PAD2 exceed the reverse breakdown voltage of the PN junction between N well 7 and P well 8. Since the doping concentrations of the two wells that constitute the PN junction are both It is relatively low, so the reverse breakdown voltage is high, which may be higher than the breakdown voltage of the gate oxide layer of the device inside the chip, so it cannot play the role of ESD protection. Due to the symmetry of the structure, the breakdown voltage of SCR2 is equal to the breakdown voltage of SCR1. This breakdown voltage is 30 to 50V in the general BCD process. If the breakdown voltage is higher than the breakdown voltage of the gate oxide layer of the device inside the chip, it will This will cause the SCR device to fail to provide ESD protection, affecting the reliability of the entire chip.
SCR是电流密度最高的ESD保护器件之一,电流密度通常为50mA/um,但若实现15KV的HBM保护能力,SCR至少需要200um的器件宽度。双向SCR结构的常规版图画法,有源区采用长条形状,如图3所示。在泄放大ESD电流情况下,长条形有源区的尖角处电场密度大,大电流容易聚集在尖角边缘处,这使SCR容易提前发生失效。此外,由于多叉指SCR的中间指条相较于两边的指条会寄生更大的衬底电阻,从而容易产生非均匀导通引起的失效现象,并且多叉指的版图画法将耗用较大的芯片面积。SCR is one of the ESD protection devices with the highest current density. The current density is usually 50mA/um. However, if the HBM protection capability of 15KV is achieved, the SCR requires a device width of at least 200um. In the conventional layout method of the bidirectional SCR structure, the active area adopts a long strip shape, as shown in Figure 3. When discharging large ESD currents, the electric field density is large at the sharp corners of the long active area, and large currents tend to accumulate at the edges of the sharp corners, which makes the SCR prone to early failure. In addition, since the middle finger of a multi-finger SCR will have a greater parasitic substrate resistance than the fingers on both sides, it is easy to cause failures caused by non-uniform conduction, and the multi-finger layout method will consume a lot of time. Larger chip area.
发明内容Contents of the invention
本发明实施例的目的在于提供一种可以实现HBM保护能力的低触发高维持双向SCR防护器件,旨在解决现有SCR ESD防护器件在实现高HBM等级防护水平时耗用芯片面积大,维持电压低,易发生电路闩锁以及版图多叉指的非均匀导通性问题。The purpose of the embodiments of the present invention is to provide a low-trigger and high-maintenance bidirectional SCR protection device that can achieve HBM protection capabilities, aiming to solve the problem that existing SCR ESD protection devices consume large chip areas and maintain voltage when achieving high HBM level protection levels. Low, prone to circuit latch-up and non-uniform conductivity problems with multiple fingers in the layout.
本发明实施例是这样实现的,一种低触发高维持双向SCR防护器件,包括:The embodiment of the present invention is implemented in this way. A low trigger and high sustain bidirectional SCR protection device includes:
衬底,在所述衬底中形成的第一掩埋层以及第一阱,所述第一掩埋层为圆状,位于所述第一阱内部,第一阱为环形;A substrate, a first buried layer and a first well formed in the substrate, the first buried layer is circular and is located inside the first well, and the first well is annular;
在所述第一掩埋层上通过生长外延和掺杂形成的第一深型阱和在所述第一深型阱上由外向内依次形成的第二阱、第三阱、第四阱和第五阱;在所述第三阱、所述第五阱中分别形成的第一体区和第二体区;所述第二阱、所述第三阱、所述第四阱以及所述第一体区为环状;所述第一深型阱、所述第五阱以及所述第二体区为圆形;A first deep well formed on the first buried layer by growth epitaxy and doping, and a second well, a third well, a fourth well and a third well formed sequentially from outside to inside on the first deep well. Five wells; first body regions and second body regions respectively formed in the third well and the fifth well; the second well, the third well, the fourth well and the third well The integrated region is annular; the first deep well, the fifth well and the second body region are circular;
在所述第一阱中形成的第一有源区;在所述第一体区中形成的第三有源区;在所述第四阱和所述第五阱的交界处形成的第六有源区;在所述第二体区中形成的第八有源区;所述第一有源区、所述第三有源区、所述第六有源区为环状,所述第八有源区为圆形;a first active region formed in the first well; a third active region formed in the first body region; a sixth active region formed at the interface of the fourth well and the fifth well Active region; an eighth active region formed in the second body region; the first active region, the third active region, and the sixth active region are annular, and the third active region Eight active areas are circular;
在所述第三阱中由外向内形成的第二有源区、第四有源区;在所述第三阱和所述第四阱的交界处形成的第五有源区;在所述第五阱中形成的第七有源区;所述第二有源区、所述第四有源区、所述第五有源区为环状,且由外到内依次为所述第一有源区、所述第二有源区、所述第三有源区、所述第四有源区、所述第五有源区、所述第六有源区、所述第七有源区和所述第八有源区;a second active region and a fourth active region formed from outside to inside in the third well; a fifth active region formed at the junction of the third well and the fourth well; in the The seventh active region formed in the fifth well; the second active region, the fourth active region, and the fifth active region are ring-shaped, and are the first active region in order from outside to inside. active area, the second active area, the third active area, the fourth active area, the fifth active area, the sixth active area, the seventh active area area and the eighth active area;
所述第一阱、所述第三阱、所述第五阱的掺杂类型相同,且与所述第二阱、所述第四阱的掺杂类型相反;The first well, the third well and the fifth well have the same doping type and are opposite to the doping types of the second well and the fourth well;
所述第一有源区、所述第三有源区、所述第五有源区、所述第八有源区的掺杂类型相同,且与所述第二有源区、所述第四有源区、所述第六有源区、所述第七有源区的掺杂类型相反;The first active region, the third active region, the fifth active region, and the eighth active region have the same doping type, and are of the same doping type as the second active region, the third active region, and the third active region. The doping types of the fourth active region, the sixth active region, and the seventh active region are opposite;
所述衬底、所述第一阱、所述第一有源区与所述第一体区、所述第二体区的掺杂类型相同;所述第一掩埋层、所述第一深型阱、所述第二阱与所述第二有源区的掺杂类型相同。The substrate, the first well, the first active region, the first body region and the second body region have the same doping type; the first buried layer, the first deep The type well, the second well and the second active region have the same doping type.
本发明实施例的另一目的在于,提供一种低触发高维持双向SCR防护器件的工艺方法,所述工艺方法包括下述步骤:Another object of the embodiment of the present invention is to provide a process method for a low trigger and high sustain bidirectional SCR protection device. The process method includes the following steps:
在衬底中形成第一掩埋层以及第一阱,所述第一掩埋层为圆状,位于所述第一阱内部,所述第一阱为环形;Form a first buried layer and a first well in the substrate, the first buried layer is circular and is located inside the first well, the first well is annular;
在所述第一掩埋层上掺杂形成第一深型阱;Doping the first buried layer to form a first deep well;
在所述衬底上通过掺杂形成第一阱,在所述第一掩埋层上由外向内依次形成第二阱、第三阱、第四阱和第五阱,所述第一阱、所述第二阱、所述第三阱、所述第四阱均为环状;所述第五阱为圆形;A first well is formed on the substrate by doping, and a second well, a third well, a fourth well and a fifth well are sequentially formed on the first buried layer from outside to inside. The second well, the third well, and the fourth well are all annular; the fifth well is circular;
在所述第三阱、所述第五阱中分别形成第一体区和第二体区;所述第一体区为环状,所述第二体区为圆形;A first body region and a second body region are formed in the third well and the fifth well respectively; the first body region is annular and the second body region is circular;
在所述第一阱中形成第一有源区;在所述第一体区中形成第三有源区;在所述第三阱和第四阱的交界处形成第五有源区;在所述第二体区中形成第八有源区;所述第一有源区、第三有源区、第五有源区为环状,所述第八有源区为圆形;forming a first active region in the first well; forming a third active region in the first body region; forming a fifth active region at the interface of the third well and the fourth well; An eighth active region is formed in the second body region; the first active region, the third active region, and the fifth active region are annular, and the eighth active region is circular;
在所述第三阱中由外向内形成第二有源区、第四有源区;在所述第四阱和所述第五阱的交界处形成的第六有源区;在所述第五阱中形成的第七有源区;A second active region and a fourth active region are formed in the third well from outside to inside; a sixth active region is formed at the interface of the fourth well and the fifth well; The seventh active region formed in the five wells;
所述第二有源区、所述第四有源区、所述第六有源区、第七有源区为环状,且由外到内依次为第一有源区、所述第二有源区、所述第三有源区、所述第四有源区、所述第五有源区、所述第六有源区、所述第七有源区和所述第八有源区;The second active area, the fourth active area, the sixth active area, and the seventh active area are annular, and from outside to inside, they are the first active area, the second active area, and the second active area. active area, the third active area, the fourth active area, the fifth active area, the sixth active area, the seventh active area and the eighth active area district;
所述第一阱、所述第三阱、所述第五阱的掺杂类型相同,且与所述第二阱、所述第四阱的掺杂类型相反;The first well, the third well and the fifth well have the same doping type and are opposite to the doping types of the second well and the fourth well;
所述第一有源区、所述第三有源区、所述第五有源区、所述第八有源区的掺杂类型相同,且与所述第二有源区、所述第四有源区、所述第六有源区、所述第七有源区的掺杂类型相反;The first active region, the third active region, the fifth active region, and the eighth active region have the same doping type, and are of the same doping type as the second active region, the third active region, and the third active region. The doping types of the fourth active region, the sixth active region, and the seventh active region are opposite;
所述衬底、所述第一阱、所述第一有源区与所述第一体区、第二体区的掺杂类型相同;所述第一掩埋层、所述第一深型阱、所述第二阱与所述第二有源区的掺杂类型相同。The substrate, the first well, the first active region and the first body region and the second body region have the same doping type; the first buried layer, the first deep well The doping type of the second well and the second active region is the same.
本发明实施例提供了一种可以实现HBM防护能力的低触发高维持双向SCR防护器件,能够有效降低SCR结构的触发电压并保证端口正常工作在正负压下,也能满足ESD防护设计要求。Embodiments of the present invention provide a low-trigger high-maintenance bidirectional SCR protection device that can achieve HBM protection capabilities, which can effectively reduce the trigger voltage of the SCR structure and ensure that the port operates normally under positive and negative pressures, and can also meet ESD protection design requirements.
附图说明Description of the drawings
图1为传统的高触发耐正压的SCR器件剖面结构图;Figure 1 is a cross-sectional structural diagram of a traditional high-trigger positive-voltage SCR device;
图2为传统的高触发耐正压的SCR器件的等效电路原理图;Figure 2 is the equivalent circuit schematic diagram of a traditional high-trigger positive-voltage SCR device;
图3为传统的高触发耐正压的SCR器件的版图画法示意图;Figure 3 is a schematic diagram of the layout method of a traditional high-trigger positive-voltage SCR device;
图4为本发明实施例提供的能够实现15KV HBM保护能力的低触发高维持双向SCR防护器件的第一种剖面结构图;Figure 4 is a first cross-sectional structural diagram of a low-trigger high-maintenance bidirectional SCR protection device capable of achieving 15KV HBM protection provided by an embodiment of the present invention;
图5为本发明实施例提供的能够实现15KV HBM保护能力的低触发高维持双向SCR防护器件的第二种剖面结构图;Figure 5 is a second cross-sectional structural diagram of a low-trigger high-sustainment bidirectional SCR protection device capable of achieving 15KV HBM protection provided by an embodiment of the present invention;
图6为本发明实施例提供的能够实现15KV HBM保护能力的低触发高维持双向SCR防护器件的版图画法示意图。Figure 6 is a schematic diagram of the layout of a low-trigger high-sustainment bidirectional SCR protection device capable of achieving 15KV HBM protection provided by an embodiment of the present invention.
图7为本发明实施例提供的能够实现15KV HBM保护能力的低触发高维持双向SCR防护器件的工艺方法的流程示意图。FIG. 7 is a schematic flow chart of a process method for a low-trigger high-sustainment bidirectional SCR protection device capable of realizing 15KV HBM protection capability provided by an embodiment of the present invention.
具体实施方式Detailed ways
为了使本发明的目的、技术方案及优点更加清楚明白,以下结合附图及实施例,对本发明进行进一步详细说明。应当理解,此处所描述的具体实施例仅仅用以解释本发明,并不用于限定本发明。此外,下面所描述的本发明各个实施方式中所涉及到的技术特征只要彼此之间未构成冲突就可以相互组合。In order to make the purpose, technical solutions and advantages of the present invention more clear, the present invention will be further described in detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present invention and are not intended to limit the present invention. In addition, the technical features involved in the various embodiments of the present invention described below can be combined with each other as long as they do not conflict with each other.
本发明实施例是这样实现的,如图4所示,低触发高维持双向SCR防护器件包括:The embodiment of the present invention is implemented as follows. As shown in Figure 4, the low trigger and high sustain bidirectional SCR protection device includes:
衬底1,在所述衬底1中形成的第一掩埋层30以及第一阱2、29,所述第一掩埋层30为圆状,位于所述第一阱2、29内部,第一阱2、29为环形;Substrate 1, a first buried layer 30 and first wells 2, 29 formed in the substrate 1. The first buried layer 30 is circular and located inside the first wells 2, 29. Wells 2 and 29 are annular;
在所述第一掩埋层30上通过生长外延和掺杂形成的第一深型阱4和在所述第一深型阱4上由外向内依次形成的第二阱5、27、第三阱6、22、第四阱12、20和第五阱14;在所述第三阱6、22、所述第五阱14中分别形成的第一体区10、25和第二体区17;所述第二阱5、27、所述第三阱6、22、所述第四阱12、20以及所述第一体区10、25为环状;所述第一深型阱4、所述第五阱14以及所述第二体区17为圆形;The first deep well 4 is formed on the first buried layer 30 by growth epitaxy and doping, and the second wells 5, 27 and third wells are sequentially formed on the first deep well 4 from outside to inside. 6, 22, fourth wells 12, 20 and fifth well 14; first body regions 10, 25 and second body region 17 respectively formed in the third wells 6, 22 and the fifth well 14; The second wells 5, 27, the third wells 6, 22, the fourth wells 12, 20 and the first body regions 10, 25 are annular; the first deep well 4, the The fifth well 14 and the second body region 17 are circular;
在所述第一阱2、29中形成的第一有源区3、28;在所述第一体区10、25中形成的第三有源区8、24;在所述第四阱12、20和所述第五阱14的交界处形成的第六有源区13、19;在所述第二体区17中形成的第八有源区16;所述第一有源区3、28、所述第三有源区8、24、所述第六有源区13、19为环状,所述第八有源区16为圆形;First active regions 3, 28 formed in the first wells 2, 29; third active regions 8, 24 formed in the first body regions 10, 25; in the fourth well 12 , 20 and the fifth well 14; the eighth active region 16 formed in the second body region 17; the first active region 3, 28. The third active areas 8 and 24 and the sixth active areas 13 and 19 are annular, and the eighth active area 16 is circular;
在所述第三阱6、22中由外向内形成的第二有源区7、26、第四有源区9、23;在所述第三阱6、22和所述第四阱12、20的交界处形成的第五有源区11、21;在所述第五阱14中形成的第七有源区15、18;所述第二有源区7、26、所述第四有源区9、23、所述第五有源区11、21为环状,且由外到内依次为所述第一有源区3、28、所述第二有源区7、26、所述第三有源区8、24、所述第四有源区9、23、所述第五有源区11、21、所述第六有源区13、19、所述第七有源区15、18和所述第八有源区16;The second active regions 7, 26 and the fourth active regions 9, 23 are formed from outside to inside in the third wells 6, 22; The fifth active regions 11, 21 formed at the junction of 20; the seventh active regions 15, 18 formed in the fifth well 14; the second active regions 7, 26, the fourth active region The source areas 9 and 23 and the fifth active areas 11 and 21 are annular, and from the outside to the inside are the first active areas 3 and 28, the second active areas 7 and 26, and the The third active area 8, 24, the fourth active area 9, 23, the fifth active area 11, 21, the sixth active area 13, 19, the seventh active area 15, 18 and the eighth active area 16;
所述第一阱2、29、所述第三阱6、22、所述第五阱14的掺杂类型相同,且与所述第二阱5、27、所述第四阱12、20的掺杂类型相反;The first wells 2, 29, the third wells 6, 22, and the fifth well 14 have the same doping type, and are the same as those of the second wells 5, 27, and the fourth wells 12, 20. The doping type is opposite;
所述第一有源区3、28、所述第三有源区8、24、所述第五有源区11、21、所述第八有源区16的掺杂类型相同,且与所述第二有源区7、26、所述第四有源区9、23、所述第六有源区13、19、所述第七有源区15、18的掺杂类型相反;The first active regions 3, 28, the third active regions 8, 24, the fifth active regions 11, 21, and the eighth active region 16 have the same doping type, and are the same as the doping types. The doping types of the second active regions 7 and 26, the fourth active regions 9 and 23, the sixth active regions 13 and 19, and the seventh active regions 15 and 18 are opposite;
所述衬底1、所述第一阱2、29、所述第一有源区3、28与所述第一体区10、25、所述第二体区17的掺杂类型相同;所述第一掩埋层30、所述第一深型阱4、所述第二阱5、27与所述第二有源区7、26的掺杂类型相同。The substrate 1, the first wells 2 and 29, the first active regions 3 and 28 have the same doping type as the first body regions 10 and 25 and the second body region 17; The first buried layer 30 , the first deep well 4 , the second wells 5 and 27 and the second active regions 7 and 26 have the same doping type.
在一个实施例中,所述衬底1为P型衬底1;In one embodiment, the substrate 1 is a P-type substrate 1;
所述第一掩埋层30为N型掩埋层;The first buried layer 30 is an N-type buried layer;
所述第一深型阱4为N阱;The first deep well 4 is an N well;
所述第一阱2、29、所述第三阱6、22、所述第五阱14均为P阱,所述第二阱5、27、所述第四阱12、20均为N阱;The first wells 2 and 29, the third wells 6 and 22, and the fifth well 14 are all P wells, and the second wells 5 and 27 and the fourth wells 12 and 20 are all N wells. ;
所述第一体区10、25与所述第二体区17均为P型体区;The first body regions 10 and 25 and the second body region 17 are both P-type body regions;
所述第一有源区3、28、所述第三有源区8、24、所述第五有源区11、21、所述第八有源区16均为P掺杂有源区;The first active regions 3 and 28, the third active regions 8 and 24, the fifth active regions 11 and 21, and the eighth active region 16 are all P-doped active regions;
所述第二有源区7、26、所述第四有源区9、23、所述第六有源区13、19、所述第七有源区15、18均为N掺杂有源区。The second active regions 7 and 26, the fourth active regions 9 and 23, the sixth active regions 13 and 19, and the seventh active regions 15 and 18 are all N-doped active regions. district.
本发明实施例提供了一种能够实现HBM保护能力的低触发高维持双向SCR防护器件,能够有效降低SCR结构的触发电压并保证端口正常工作在正负压下,也能满足ESD防护设计要求。Embodiments of the present invention provide a low-trigger high-maintenance bidirectional SCR protection device that can achieve HBM protection capabilities, which can effectively reduce the trigger voltage of the SCR structure and ensure that the port operates normally under positive and negative pressures, and can also meet ESD protection design requirements.
以下结合具体实施例对本发明的实现进行详细描述:The implementation of the present invention is described in detail below with reference to specific embodiments:
图4示出了本发明实施例提供的HBM保护能力的地出发高维持SCR ESD防护器件的剖面结构,为了便于说明,仅示出了与本发明相关的部分。Figure 4 shows the cross-sectional structure of an SCR ESD protection device with ground-breaking high-maintenance HBM protection capability provided by an embodiment of the present invention. For convenience of explanation, only the parts related to the present invention are shown.
作为本发明一实施例,该低触发高维持双向SCR防护器件包括:As an embodiment of the present invention, the low trigger high sustain bidirectional SCR protection device includes:
P型衬底(PSUB)1,在P型衬底1中通过生长外延以及掺杂形成的P阱(PWELL)2、29,在P阱2、29中通过掺杂形成的P掺杂有源区(P+)3、28,P型衬底1通过P阱2、29和P掺杂有源区3、28接到地电位形成隔离。P-type substrate (PSUB) 1, P-wells (PWELL) 2, 29 formed by growth epitaxy and doping in P-type substrate 1, P-doped active materials formed by doping in P-wells 2, 29 Regions (P+) 3, 28, P-type substrate 1 are connected to ground potential through P wells 2, 29 and P-doped active regions 3, 28 to form isolation.
在本发明实施例中,P阱(PWELL)2、P掺杂有源区(P+)3分别与P阱(PWELL)29、P掺杂有源区(P+)28从版图俯视的角度均为一个闭合的环形,如图6所示。In the embodiment of the present invention, the P well (PWELL) 2 and the P doped active region (P+) 3 are respectively the same as the P well (PWELL) 29 and the P doped active region (P+) 28 from the perspective of the layout. A closed ring, as shown in Figure 6.
该结构还包括:在P型衬底1中通过扩散或离子注入形成的N型掩埋层(BN+)30和在N型掩埋层30上生长外延以及掺杂形成的N型深阱(HVNWELL)4,以及在N型深阱(HVNWELL)4中掺杂形成的N阱(NWELL)5、12、20、27。The structure also includes: an N-type buried layer (BN+) 30 formed by diffusion or ion implantation in the P-type substrate 1 and an N-type deep well (HVNWELL) 4 formed by epitaxial growth and doping on the N-type buried layer 30 , and N-wells (NWELL) 5, 12, 20, 27 formed by doping in the N-type deep well (HVNWELL) 4.
可以理解地,N型深阱(HVNWELL)4是在N型掩埋层(BN+)30和P型衬底(PSUB)1上生长而成的。It can be understood that the N-type deep well (HVNWELL) 4 is grown on the N-type buried layer (BN+) 30 and the P-type substrate (PSUB) 1 .
N型掩埋层30与N型深阱4及N阱5、12、20、27连接在一起,电位浮空。The N-type buried layer 30 is connected to the N-type deep well 4 and the N-wells 5, 12, 20, and 27, and the potential is floating.
在本发明实施例中,N阱(NWELL)5、N阱(NWELL)12分别与N阱(NWELL)27、N阱(NWELL)20从版图俯视的角度均为一个闭合的环形。In the embodiment of the present invention, the N well (NWELL) 5 and the N well (NWELL) 12 and the N well (NWELL) 27 and the N well (NWELL) 20 respectively form a closed ring shape when viewed from above.
在N型深阱4中掺杂形成的P阱(Deep-PWELL)6、22,分别在P阱6、22中掺杂形成的P体区(P-body)10、25,在P体区(P-body)10、25中掺杂形成的P掺杂有源区(P+)8、24,在P阱6、22中掺杂形成的N掺杂有源区(N+)7、9、23、26。P-wells (Deep-PWELL) 6 and 22 formed by doping in the N-type deep well 4 are respectively doped with P-body regions (P-body) 10 and 25 formed in the P-wells 6 and 22. In the P-body region The P-doped active regions (P+) 8 and 24 formed by doping in (P-body) 10 and 25, and the N-doped active regions (N+) 7 and 9 formed by doping in P wells 6 and 22. 23, 26.
在应用时,如图5所示,P阱6、22通过P体区10、25、P掺杂有源区8、24接PAD2,N掺杂有源区7、9、23、26同时接PAD2。In application, as shown in Figure 5, P wells 6 and 22 are connected to PAD2 through P body regions 10 and 25 and P-doped active regions 8 and 24, and N-doped active regions 7, 9, 23 and 26 are connected at the same time. PAD2.
在本发明实施例中,P阱(Deep-PWELL)6、N掺杂有源区(N+)7、P体区(P-body)10、P掺杂有源区8、N掺杂有源区(N+)9与P阱(Deep-PWELL)22、N掺杂有源区(N+)26、P体区(P-body)25、P掺杂有源区(P+)24、N掺杂有源区(N+)23从版图俯视的角度均为一个闭合的环形。In the embodiment of the present invention, P well (Deep-PWELL) 6, N-doped active region (N+) 7, P-body region (P-body) 10, P-doped active region 8, N-doped active region Region (N+) 9 and P well (Deep-PWELL) 22, N-doped active region (N+) 26, P-body region (P-body) 25, P-doped active region (P+) 24, N-doped The active area (N+) 23 is a closed ring when viewed from the top of the layout.
该结构还包括:在N型外延层(BN+)30中掺杂形成的P阱(Deep-PWELL)14,在P阱14中掺杂形成的P体区(P-body)17,在P体区17中掺杂形成的P有源区(P+)16,在P阱14中掺杂形成的N掺杂有源区(N+)15、18,在应用时,P阱14通过P体区(P-body)17、P掺杂有源区16连接至端口PAD1电位,N掺杂有源区15、18同样连接到端口PAD1。The structure also includes: a P-well (Deep-PWELL) 14 formed by doping in the N-type epitaxial layer (BN+) 30, a P-body region (P-body) 17 formed by doping in the P-well 14, and a P-body region (P-body) 17 formed by doping in the P-well 14. The P active region (P+) 16 is doped in the region 17, and the N-doped active regions (N+) 15 and 18 are doped in the P well 14. When used, the P well 14 passes through the P body region ( P-body) 17 and P-doped active region 16 are connected to the potential of port PAD1, and N-doped active regions 15 and 18 are also connected to port PAD1.
在本发明实施例中,N掺杂有源区(N+)15与N掺杂有源区(N+)18从版图俯视的角度为一个闭合的环形。In the embodiment of the present invention, the N-doped active region (N+) 15 and the N-doped active region (N+) 18 are in the shape of a closed ring when viewed from above.
该结构还包括:在P阱6、22与N阱12、20的交界处同时向P阱6、22和N阱12、20注入形成的P掺杂有源区(P+)11、21,以及在N阱12、20与P阱14的交界处同时向N阱12、20和P阱14注入形成的N掺杂有源区(N+)13、19。在应用时,P阱(Deep-PWELL)6、22通过P体区(P-body)10、25、P掺杂有源区8、24连接至端口PAD2电位,N掺杂有源区7、9、23、26同样连接到端口PAD2。The structure also includes: P-doped active regions (P+) 11, 21 formed by simultaneously implanting P wells 6, 22 and N wells 12, 20 at the junctions of P wells 6, 22 and N wells 12, 20, and The formed N-doped active regions (N+) 13 and 19 are simultaneously implanted into the N wells 12 and 20 and the P well 14 at the junctions of the N wells 12 and 20 and the P well 14. In application, P-wells (Deep-PWELL) 6 and 22 are connected to the potential of port PAD2 through P-body regions (P-body) 10 and 25 and P-doped active regions 8 and 24, and N-doped active regions 7 and 24 are connected to the port PAD2 potential. 9, 23, and 26 are also connected to port PAD2.
在本发明实施例中,P掺杂有源区(P+)11、N掺杂有源区(N+)13分别与P掺杂有源区(P+)21、N掺杂有源区(N+)19从版图俯视的角度均为一个闭合的环形。In the embodiment of the present invention, the P-doped active region (P+) 11 and the N-doped active region (N+) 13 are respectively connected with the P-doped active region (P+) 21 and the N-doped active region (N+). 19The layout is a closed ring when viewed from above.
其中,对于注入的阱与体区从外到内依次为:P阱2、29,深N阱4,N阱5、27,P阱6、22,P体区10、25,N阱12、20,P阱14,P体区17。Among them, the implanted wells and body regions from outside to inside are: P wells 2 and 29, deep N wells 4, N wells 5 and 27, P wells 6 and 22, P body regions 10 and 25, N wells 12, 20, P well 14, P body region 17.
在应用时,当PAD1相对于PAD2施加正向ESD脉冲时,P阱14作为发射极,深N阱4和N阱12、20作为基极,P阱6、22作为集电极,构成横向三极管PNP。深N阱4作为集电极,P阱6、22作为基极,N掺杂有源区9、23作为发射极,构成纵向三极管NPN1;深N阱4作为集电极,P阱6、22作为基极,N掺杂有源区7、26作为发射极,构成纵向三极管NPN2,横向三极管PNP和纵向三极管NPN1、纵向三极管NPN2构成可控硅结构SCR泄放ESD电流。In application, when PAD1 applies a forward ESD pulse relative to PAD2, P well 14 serves as the emitter, deep N well 4 and N wells 12 and 20 serve as bases, and P wells 6 and 22 serve as collectors to form a lateral triode PNP. . Deep N well 4 serves as the collector, P wells 6 and 22 serve as bases, and N-doped active regions 9 and 23 serve as emitters, forming a vertical transistor NPN1; deep N well 4 serves as the collector, and P wells 6 and 22 serve as bases. pole, N-doped active regions 7 and 26 serve as emitters to form a vertical transistor NPN2. The transverse transistor PNP, the vertical transistor NPN1, and the vertical transistor NPN2 form a silicon-controlled structure SCR to discharge the ESD current.
在应用时,当PAD1相对于PAD2施加负向ESD脉冲时,P阱6、22作为发射极,深N阱4和N阱12、20作为基极,P阱14作为集电极,构成横向三极管PNP。深N阱4作为集电极,P阱14作为基极,N掺杂有源区15作为发射极,构成纵向NPN三极管NPN3;深N阱4作为集电极,P阱14作为基极,N掺杂有源区18作为发射极,构成纵向NPN三极管NPN4。横向PNP和纵向NPN3、纵向NPN4构成可控硅结构SCR泄放ESD电流。此外,P掺杂有源区(P+)11、21与N阱12、20构成正向二极管D1,与由N阱12、20作为集电极,P阱14作为基极,N掺杂有源区15、18作为发射极形成的横向三极管NPN5串联,构成一条表面寄生通路。In application, when PAD1 applies a negative ESD pulse relative to PAD2, P wells 6 and 22 serve as emitters, deep N well 4 and N wells 12 and 20 serve as bases, and P well 14 serves as a collector, forming a lateral triode PNP. . The deep N well 4 serves as the collector, the P well 14 serves as the base, and the N-doped active region 15 serves as the emitter, forming a vertical NPN transistor NPN3; the deep N well 4 serves as the collector, the P well 14 serves as the base, and the N-doped active region 15 serves as the emitter. The active area 18 serves as an emitter, forming a vertical NPN transistor NPN4. Horizontal PNP, vertical NPN3, and vertical NPN4 form a thyristor structure SCR to discharge ESD current. In addition, the P-doped active regions (P+) 11 and 21 and the N-wells 12 and 20 form a forward diode D1, with the N-wells 12 and 20 serving as collectors, the P-well 14 serving as the base, and the N-doped active regions The lateral transistors NPN5 formed by 15 and 18 as emitters are connected in series to form a surface parasitic path.
器件工作时,当电压达到NPN5的BVCES与D1的阈值电压之和,表面寄生通路先开启泄放ESD电流,当有足够多的少子注入到N阱和P阱中后,体内SCR通路开启作为主放电路径泄放ESD电流。When the device is working, when the voltage reaches the sum of the BVCES of NPN5 and the threshold voltage of D1, the surface parasitic path first opens to discharge the ESD current. When enough minority carriers are injected into the N-well and P-well, the SCR path in the body opens as the main The discharge path discharges ESD current.
该种结构中,由于P掺杂有源区11、21具有高的掺杂浓度,因此N阱12、20和P掺杂有源区11、21以及P阱14和N掺杂有源区13、19形成的PN结具有低的反向击穿电压,使这种SCR结构能够在低电压下被触发,从而起到ESD保护作用。另外对PAD1相对PAD2施加正向偏压的条件和对PAD1相对PAD2施加负向偏压的条件分别采用了不同的SCR触发结,在实现双向SCR放电通路的同时,还可适用于非对称双向电源电压的情况。In this structure, since the P-doped active regions 11 and 21 have high doping concentrations, the N-wells 12 and 20 and the P-doped active regions 11 and 21 and the P-well 14 and the N-doped active region 13 The PN junction formed by , 19 has a low reverse breakdown voltage, allowing this SCR structure to be triggered at low voltage, thereby providing ESD protection. In addition, different SCR trigger junctions are used to apply a forward bias voltage to PAD1 relative to PAD2 and a negative bias voltage to PAD1 relative to PAD2. While achieving a bidirectional SCR discharge path, it can also be applied to asymmetric bidirectional power supplies. voltage situation.
作为本发明一实施例,该器件可以采用BCD工艺,其结构触发电压远低于芯片内部器件的栅氧化层击穿电压,因此能够起到ESD保护作用,在人体模型(Human-Body Model,HBM)下ESD防护能力15KV。As an embodiment of the present invention, the device can adopt the BCD process, and its structural trigger voltage is much lower than the breakdown voltage of the gate oxide layer of the internal device of the chip. Therefore, it can play an ESD protection role and can be used in the Human-Body Model (HBM). ) ESD protection capability is 15KV.
此外,由于版图中的N掺杂有源区和P掺杂有源区均采用环形结构,如图6所示,与图3中常规版图画法不同,本发明专利中SCR版图结构不包含尖角边等易发生失效风险的区域,可以大大提高SCR的鲁棒性。本发明专利只采用单个环形结构就实现了15KV HBM的ESD保护能力,大大节约了芯片面积。In addition, since both the N-doped active area and the P-doped active area in the layout adopt a ring structure, as shown in Figure 6, unlike the conventional layout method in Figure 3, the SCR layout structure in the patent does not contain sharp edges. Areas prone to failure risks, such as corners and edges, can greatly improve the robustness of SCR. The patent of this invention only uses a single ring structure to achieve the ESD protection capability of 15KV HBM, greatly saving the chip area.
本发明实施例提供了一种能够实现15KV HBM保护能力的低触发高维持双向SCR防护器件,能够有效降低SCR结构的触发电压并保证端口正常工作在正负压下,也能满足ESD防护设计要求。The embodiment of the present invention provides a low-trigger high-maintenance bidirectional SCR protection device that can achieve 15KV HBM protection capability, which can effectively reduce the trigger voltage of the SCR structure and ensure that the port operates normally under positive and negative pressures, and can also meet ESD protection design requirements. .
本发明实施例的另一目的在于,提供一种实现15KV HBM保护能力的低触发高维持双向SCR防护器件的工艺方法,包括下述步骤:Another object of the embodiment of the present invention is to provide a process method for realizing a low-trigger high-sustainment bidirectional SCR protection device with 15KV HBM protection capability, which includes the following steps:
在衬底1中形成第一掩埋层30以及第一阱2、29,所述第一掩埋层30为圆状,位于所述第一阱2、29内部,第一阱2、29为环形;A first buried layer 30 and first wells 2 and 29 are formed in the substrate 1. The first buried layer 30 is circular and is located inside the first wells 2 and 29. The first wells 2 and 29 are annular;
在所述第一掩埋层30上通过生长外延和掺杂形成第一深型阱4和在所述第一深型阱4上由外向内依次形成第二阱5、27、第三阱6、22、第四阱12、20和第五阱14;在所述第三阱6、22、所述第五阱14中分别形成第一体区10、25和第二体区17;所述第二阱5、27、所述第三阱6、22、所述第四阱12、20以及所述第一体区10、25为环状;所述第一深型阱4、所述第五阱14以及所述第二体区17为圆形;A first deep well 4 is formed on the first buried layer 30 by growth epitaxy and doping, and second wells 5, 27, third wells 6, 22. The fourth wells 12, 20 and the fifth well 14; the first body regions 10, 25 and the second body region 17 are respectively formed in the third wells 6, 22 and the fifth well 14; The second wells 5 and 27, the third wells 6 and 22, the fourth wells 12 and 20 and the first body regions 10 and 25 are annular; the first deep well 4 and the fifth well The well 14 and the second body region 17 are circular;
在所述第一阱2、29中形成第一有源区3、28;在所述第一体区10、25中形成第三有源区8、24;在所述第四阱12、20和所述第五阱14的交界处形成第六有源区13、19;在所述第二体区17中形成第八有源区16;所述第一有源区3、28、所述第三有源区8、24、所述第六有源区13、19为环状,所述第八有源区16为圆形;First active regions 3, 28 are formed in the first wells 2, 29; third active regions 8, 24 are formed in the first body regions 10, 25; and in the fourth wells 12, 20 Sixth active regions 13 and 19 are formed at the interface with the fifth well 14; an eighth active region 16 is formed in the second body region 17; the first active regions 3 and 28, the The third active areas 8 and 24, the sixth active areas 13 and 19 are annular, and the eighth active area 16 is circular;
在所述第三阱6、22中由外向内形成第二有源区7、26、第四有源区9、23;在所述第三阱6、22和所述第四阱12、20的交界处形成第五有源区11、21;在所述第五阱14中形成第七有源区15、18;所述第二有源区7、26、所述第四有源区9、23、所述第五有源区11、21为环状,且由外到内依次为所述第一有源区3、28、所述第二有源区7、26、所述第三有源区8、24、所述第四有源区9、23、所述第五有源区11、21、所述第六有源区13、19、所述第七有源区15、18和所述第八有源区16;Second active regions 7, 26 and fourth active regions 9, 23 are formed in the third wells 6, 22 from outside to inside; in the third wells 6, 22 and the fourth wells 12, 20 The fifth active regions 11 and 21 are formed at the junction of , 23. The fifth active areas 11 and 21 are annular, and from outside to inside are the first active areas 3 and 28, the second active areas 7 and 26, and the third Active areas 8 and 24, the fourth active areas 9 and 23, the fifth active areas 11 and 21, the sixth active areas 13 and 19, and the seventh active areas 15 and 18 and the eighth active region 16;
所述第一阱2、29、所述第三阱6、22、所述第五阱14的掺杂类型相同,且与所述第二阱5、27、所述第四阱12、20的掺杂类型相反;The first wells 2, 29, the third wells 6, 22, and the fifth well 14 have the same doping type, and are the same as those of the second wells 5, 27, and the fourth wells 12, 20. The doping type is opposite;
所述第一有源区3、28、所述第三有源区8、24、所述第五有源区11、21、所述第八有源区16的掺杂类型相同,且与所述第二有源区7、26、所述第四有源区9、23、所述第六有源区13、19、所述第七有源区15、18的掺杂类型相反;The first active regions 3, 28, the third active regions 8, 24, the fifth active regions 11, 21, and the eighth active region 16 have the same doping type, and are the same as the doping types. The doping types of the second active regions 7 and 26, the fourth active regions 9 and 23, the sixth active regions 13 and 19, and the seventh active regions 15 and 18 are opposite;
所述衬底1、所述第一阱2、29、所述第一有源区3、28与所述第一体区10、25、所述第二体区17的掺杂类型相同;所述第一掩埋层30、所述第一深型阱4、所述第二阱5、27与所述第二有源区7、26的掺杂类型相同。The substrate 1, the first wells 2 and 29, the first active regions 3 and 28 have the same doping type as the first body regions 10 and 25 and the second body region 17; The first buried layer 30 , the first deep well 4 , the second wells 5 and 27 and the second active regions 7 and 26 have the same doping type.
在一个实施例中,所述衬底1为P型衬底1;In one embodiment, the substrate 1 is a P-type substrate 1;
所述第一掩埋层30为N型掩埋层;The first buried layer 30 is an N-type buried layer;
所述第一深型阱4为N阱;The first deep well 4 is an N well;
所述第一阱2、29、所述第三阱6、22、所述第五阱14均为P阱,所述第二阱5、27、所述第四阱12、20均为N阱;The first wells 2 and 29, the third wells 6 and 22, and the fifth well 14 are all P wells, and the second wells 5 and 27 and the fourth wells 12 and 20 are all N wells. ;
所述第一体区10、25与所述第二体区17均为P型体区;The first body regions 10 and 25 and the second body region 17 are both P-type body regions;
所述第一有源区3、28、所述第三有源区8、24、所述第五有源区11、21、所述第八有源区16均为P掺杂有源区;The first active regions 3 and 28, the third active regions 8 and 24, the fifth active regions 11 and 21, and the eighth active region 16 are all P-doped active regions;
所述第二有源区7、26、所述第四有源区9、23、所述第六有源区13、19、所述第七有源区15、18均为N掺杂有源区。The second active regions 7 and 26, the fourth active regions 9 and 23, the sixth active regions 13 and 19, and the seventh active regions 15 and 18 are all N-doped active regions. district.
以下结合具体实施例对本发明的实现进行详细描述:The implementation of the present invention is described in detail below with reference to specific embodiments:
图7示出了本发明实施例提供的15KV HBM保护能力的低触发高维持SCR ESD防护器件的工艺方法流程示意图,为了便于说明,仅示出了与本发明相关的部分。FIG. 7 shows a schematic process flow diagram of a low-trigger high-sustainment SCR ESD protection device with 15KV HBM protection capability provided by an embodiment of the present invention. For convenience of explanation, only the parts related to the present invention are shown.
作为本发明一实施例,结合附图5,该低触发高维持双向SCR防护器件的工艺方法流程包括下述步骤:As an embodiment of the present invention, with reference to Figure 5, the process flow of the low trigger high sustain bidirectional SCR protection device includes the following steps:
在步骤S101中,在P型衬底(PSUB)1中通过扩散形成N型掩埋层(BN+)30;In step S101, an N-type buried layer (BN+) 30 is formed in the P-type substrate (PSUB) 1 by diffusion;
在本发明实施例中,N型掩埋层(BN+)30为圆形。In the embodiment of the present invention, the N-type buried layer (BN+) 30 is circular.
在步骤S102中,N型掩埋层30上掺杂形成深N阱(HVNWELL)4;In step S102, the N-type buried layer 30 is doped to form a deep N well (HVNWELL) 4;
在步骤S103中,深N阱(HVNWELL)4通过反型掺杂形成P阱(Deep-PWELL)6、14、22,在P衬底上掺杂形成P阱(PWELL)2、29,当然多个P阱可以同时形成;In step S103, the deep N well (HVNWELL) 4 forms P wells (Deep-PWELL) 6, 14, and 22 through inversion doping, and the P well (PWELL) 2 and 29 are formed by doping on the P substrate. Of course, there are many Two P-wells can be formed at the same time;
在本发明实施例中,P衬底上的深N阱(HVNWELL)在反型掺杂后变为P阱(Deep-PWELL)6、14、22,且P阱(Deep-PWELL)6与P阱(PWELL)22从版图俯视的角度均为一个闭合的环形;P衬底上P阱(PWELL)2与P阱(PWELL)29从版图俯视的角度均为一个闭合的环形。In the embodiment of the present invention, the deep N well (HVNWELL) on the P substrate becomes P well (Deep-PWELL) 6, 14, and 22 after inversion doping, and the P well (Deep-PWELL) 6 and P well The well (PWELL) 22 is a closed ring shape when viewed from the top of the layout; the P well (PWELL) 2 and P well (PWELL) 29 on the P substrate are both a closed ring shape when viewed from the top of the layout.
在步骤S104中,在深N阱上掺杂形成N阱(NWELL)5、12、20、27;In step S104, dope the deep N well to form N wells (NWELL) 5, 12, 20, and 27;
在本发明实施例中,N型掩埋层30与深N阱4与N阱5、12、20、27连接在一起,电位浮空。In the embodiment of the present invention, the N-type buried layer 30 is connected to the deep N-well 4 and the N-wells 5, 12, 20, and 27, and the potential is floating.
在本发明实施例中,N阱(NWELL)5、N阱(NWELL)12分别与N阱(NWELL)27、N阱(NWELL)20从版图俯视的角度均为一个闭合的环形。In the embodiment of the present invention, the N well (NWELL) 5 and the N well (NWELL) 12 and the N well (NWELL) 27 and the N well (NWELL) 20 respectively form a closed ring shape when viewed from above.
在步骤S105中,在P阱6、14、22中通过掺杂形成P型体区10、17、25。In step S105, P-type body regions 10, 17, and 25 are formed in the P wells 6, 14, and 22 by doping.
在本发明实施例中,P体区(P-body)10与P体区(P-body)25从版图俯视的角度均为一个闭合的环形。In the embodiment of the present invention, the P-body region (P-body) 10 and the P-body region (P-body) 25 are both in the shape of a closed ring when viewed from above.
在步骤S106中,在P阱(PWELL)2、29中通过掺杂形成P掺杂有源区(P+)3、28,在P体区(P-body)10、17、25中掺杂形成P掺杂有源区(P+)8、16、24,在P阱(Deep-PWELL)6、22与N阱(NWELL)12、20的交界处同时向P阱6、22和N阱12、20注入形成P掺杂有源区11、21。In step S106, P-doped active regions (P+) 3, 28 are formed in P wells (PWELL) 2, 29 by doping, and P-doped active regions (P+) 3, 28 are formed in P-body regions (P-body) 10, 17, 25 by doping. P-doped active regions (P+) 8, 16, 24 are simultaneously added to P wells 6, 22 and N wells 12, 20 at the junctions of P wells (Deep-PWELL) 6, 22 and N wells (NWELL) 12, 20. 20 is implanted to form P-doped active regions 11 and 21.
在本发明实施例中,P掺杂有源区(P+)3、P掺杂有源区(P+)8、P掺杂有源区(P+)11分别与P掺杂有源区(P+)28、P掺杂有源区(P+)24、P掺杂有源区(P+)21从版图俯视的角度均为一个闭合的环形。In the embodiment of the present invention, the P-doped active region (P+) 3, P-doped active region (P+) 8, and P-doped active region (P+) 11 are respectively connected with the P-doped active region (P+). 28. The P-doped active region (P+) 24 and the P-doped active region (P+) 21 are both a closed ring shape when viewed from above.
在步骤107中,在P阱(Deep-PWELL)6、14、22中掺杂形成N掺杂有源区7、9、15、18、23、26,在P阱(Deep-PWELL)14与N阱(NWELL)12、20的交界处同时向P阱14和N阱12、20注入形成N掺杂有源区(N+)13、19。In step 107, N-doped active regions 7, 9, 15, 18, 23, 26 are formed in P-wells (Deep-PWELL) 6, 14, and 22. Between P-well (Deep-PWELL) 14 and The junction of the N wells (NWELL) 12 and 20 is simultaneously implanted into the P well 14 and the N wells 12 and 20 to form N-doped active regions (N+) 13 and 19.
在本发明实施例中,N掺杂有源区(N+)7、N掺杂有源区(N+)9、N掺杂有源区(N+)13、N掺杂有源区(N+)15、分别与N掺杂有源区(N+)26、N掺杂有源区(N+)23、N掺杂有源区(N+)19、N掺杂有源区(N+)18从版图俯视的角度均为一个闭合的环形。In the embodiment of the present invention, N-doped active region (N+) 7, N-doped active region (N+) 9, N-doped active region (N+) 13, N-doped active region (N+) 15 , respectively with N-doped active region (N+) 26, N-doped active region (N+) 23, N-doped active region (N+) 19, and N-doped active region (N+) 18 as viewed from the layout. The angles are all in a closed ring.
其中,对于注入的阱和体区从外到内依次为:P阱2、29,深N阱4,N阱5、27,P阱6、22,P体区10、25,N阱12、20,P阱14,P体区17。Among them, the implanted wells and body regions from outside to inside are: P wells 2 and 29, deep N wells 4, N wells 5 and 27, P wells 6 and 22, P body regions 10 and 25, N wells 12, 20, P well 14, P body region 17.
P衬底1通过P阱2、29和P掺杂有源区3、28接到地电位形成隔离。P substrate 1 is connected to ground potential through P wells 2, 29 and P doped active regions 3, 28 to form isolation.
在应用时,P阱14通过P体区(P-body)17、P掺杂有源区16连接至端口PAD1电位,N掺杂有源区15、18同样连接到端口PAD1。P阱(Deep-PWELL)6、22通过P体区(P-body)10、25、P掺杂有源区8、24连接至端口PAD2电位,N掺杂有源区7、9、23、26同样连接到端口PAD2。When used, the P well 14 is connected to the potential of the port PAD1 through the P-body region (P-body) 17 and the P-doped active region 16, and the N-doped active regions 15 and 18 are also connected to the port PAD1. P-wells (Deep-PWELL) 6, 22 are connected to the port PAD2 potential through P-body regions (P-body) 10, 25, P-doped active regions 8, 24, and N-doped active regions 7, 9, 23, 26 is also connected to port PAD2.
应用时,当PAD1相对于PAD2施加正向ESD脉冲时,P阱14作为发射极,深N阱4和N阱12、20作为基极,P阱6、22作为集电极,构成的横向三极管PNP。深N阱4作为集电极,P阱6、22作为基极,N掺杂有源区9、23作为发射极,构成纵向三极管NPN1;深N阱4作为集电极,P阱6、22作为基极,N掺杂有源区7、26作为发射极,构成纵向三极管NPN2。横向PNP和纵向NPN1、纵向NPN2构成可控硅结构SCR泄放ESD电流。In application, when PAD1 applies a forward ESD pulse relative to PAD2, P well 14 serves as the emitter, deep N well 4 and N wells 12 and 20 serve as bases, and P wells 6 and 22 serve as collectors, forming a lateral transistor PNP . Deep N well 4 serves as the collector, P wells 6 and 22 serve as bases, and N-doped active regions 9 and 23 serve as emitters, forming a vertical transistor NPN1; deep N well 4 serves as the collector, and P wells 6 and 22 serve as bases. pole, N-doped active regions 7 and 26 serve as emitters, forming a vertical transistor NPN2. Horizontal PNP, vertical NPN1, and vertical NPN2 form a thyristor structure SCR to discharge ESD current.
在应用时,当PAD1相对于PAD2施加负向ESD脉冲时,P阱6、22作为发射极,深N阱4和N阱12、20作为基极,P阱14作为集电极,构成横向三极管PNP。深N阱4作为集电极,P阱14作为基极,N掺杂有源区15作为发射极,构成纵向NPN三极管NPN3;深N阱4作为集电极,P阱14作为基极,N掺杂有源区18作为发射极,构成纵向NPN三极管NPN4。横向三极管PNP和纵向三极管NPN3、纵向NPN4构成可控硅结构SCR泄放ESD电流。此外,P掺杂有源区(P+)11、21与N阱12、20构成正向二极管D1,与由N阱12、20作为集电极,P阱14作为基极,N掺杂有源区15、18作为发射极形成的横向三极管NPN5串联,构成一条表面寄生通路。In application, when PAD1 applies a negative ESD pulse relative to PAD2, P wells 6 and 22 serve as emitters, deep N well 4 and N wells 12 and 20 serve as bases, and P well 14 serves as a collector, forming a lateral triode PNP. . The deep N well 4 serves as the collector, the P well 14 serves as the base, and the N-doped active region 15 serves as the emitter, forming a vertical NPN transistor NPN3; the deep N well 4 serves as the collector, the P well 14 serves as the base, and the N-doped active region 15 serves as the emitter. The active area 18 serves as an emitter, forming a vertical NPN transistor NPN4. The horizontal transistor PNP and the vertical transistors NPN3 and vertical NPN4 form a thyristor structure SCR to discharge the ESD current. In addition, the P-doped active regions (P+) 11 and 21 and the N-wells 12 and 20 form a forward diode D1, with the N-wells 12 and 20 serving as collectors, the P-well 14 serving as the base, and the N-doped active regions The lateral transistors NPN5 formed by 15 and 18 as emitters are connected in series to form a surface parasitic path.
器件工作时,当电压达到NPN5的BVCES与D1的阈值电压之和,表面寄生通路先开启泄放ESD电流,当有足够多的少子注入到N阱和P阱中后,体内SCR通路开启作为主放电路径泄放ESD电流。When the device is working, when the voltage reaches the sum of the BVCES of NPN5 and the threshold voltage of D1, the surface parasitic path first opens to discharge the ESD current. When enough minority carriers are injected into the N-well and P-well, the SCR path in the body opens as the main The discharge path discharges ESD current.
该种结构中,由于P掺杂有源区11、21具有高的掺杂浓度,因此N阱12、20和P掺杂有源区11、21以及P阱14和N掺杂有源区13、19形成的PN结具有低的反向击穿电压,使这种SCR结构能够在低电压下被触发,从而起到ESD保护作用。另外对PAD1相对PAD2施加正向偏压的条件和对PAD1相对PAD2施加负向偏压的条件分别采用了不同的SCR触发结,在实现双向SCR放电通路的同时,还可适用于非对称双向电源电压的情况。In this structure, since the P-doped active regions 11 and 21 have high doping concentrations, the N-wells 12 and 20 and the P-doped active regions 11 and 21 and the P-well 14 and the N-doped active region 13 The PN junction formed by , 19 has a low reverse breakdown voltage, allowing this SCR structure to be triggered at low voltage, thereby providing ESD protection. In addition, different SCR trigger junctions are used to apply a forward bias voltage to PAD1 relative to PAD2 and a negative bias voltage to PAD1 relative to PAD2. While achieving a bidirectional SCR discharge path, it can also be applied to asymmetric bidirectional power supplies. voltage situation.
作为本发明一实施例,该器件可以采用BCD工艺,其结构在PAD1相对于PAD2施加正向ESD脉冲时触发电压为17V,维持电压为14V;在PAD1相对于PAD2施加负向ESD脉冲时触发电压为22V,维持电压为18.5V。在人体模型(Human-Body Model,HBM)下ESD防护能力为15KV。As an embodiment of the present invention, the device can adopt the BCD process. Its structure has a trigger voltage of 17V and a sustain voltage of 14V when PAD1 applies a positive ESD pulse relative to PAD2; and a trigger voltage when PAD1 applies a negative ESD pulse relative to PAD2. is 22V and the maintenance voltage is 18.5V. The ESD protection capability under the Human-Body Model (HBM) is 15KV.
本发明实施例提供了一种满足15KV HBM保护能力的低触发高维持SCR ESD防护器件,能够有效降低SCR结构的触发电压,提升SCR结构的维持电压并保证端口正常工作在不同正负压下,也能满足ESD防护设计要求。The embodiment of the present invention provides a low-trigger and high-sustainment SCR ESD protection device that meets the 15KV HBM protection capability, which can effectively reduce the trigger voltage of the SCR structure, increase the sustaining voltage of the SCR structure, and ensure that the port operates normally under different positive and negative voltages. It can also meet ESD protection design requirements.
以上仅为本发明的较佳实施例而已,并不用以限制本发明,凡在本发明的精神和原则之内所作的任何修改、等同替换和改进等,均应包含在本发明的保护范围之内。The above are only preferred embodiments of the present invention and are not intended to limit the present invention. Any modifications, equivalent substitutions and improvements made within the spirit and principles of the present invention shall be included in the protection scope of the present invention. Inside.
Claims (8)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110113617.4A CN112928112B (en) | 2021-01-27 | 2021-01-27 | Low-trigger high-maintenance bidirectional SCR protective device and process method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110113617.4A CN112928112B (en) | 2021-01-27 | 2021-01-27 | Low-trigger high-maintenance bidirectional SCR protective device and process method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112928112A CN112928112A (en) | 2021-06-08 |
| CN112928112B true CN112928112B (en) | 2023-09-29 |
Family
ID=76167224
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110113617.4A Active CN112928112B (en) | 2021-01-27 | 2021-01-27 | Low-trigger high-maintenance bidirectional SCR protective device and process method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112928112B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110690213A (en) * | 2019-10-24 | 2020-01-14 | 湖南静芯微电子技术有限公司 | Bidirectional thyristor electrostatic protection device |
| CN115377099B (en) * | 2022-08-31 | 2023-07-04 | 拓尔微电子股份有限公司 | Negative pressure isolation device and process method and chip thereof |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101764151A (en) * | 2009-11-09 | 2010-06-30 | 苏州博创集成电路设计有限公司 | SCR ESD protective structure with high maintaining voltage |
| CN105957833A (en) * | 2016-05-16 | 2016-09-21 | 深圳市国微电子有限公司 | Low trigger positive and negative voltage resistant silicon controlled rectifier (SCR) electro-static discharge (ESD) protection device and technology method thereof |
| CN105977253A (en) * | 2016-05-16 | 2016-09-28 | 深圳市国微电子有限公司 | Multi-trigger positive and negative voltage resisting SCR ESD protection device and technological method therefor |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8350329B2 (en) * | 2010-10-19 | 2013-01-08 | International Business Machines Corporation | Low trigger voltage electrostatic discharge NFET in triple well CMOS technology |
| US9583603B2 (en) * | 2013-02-11 | 2017-02-28 | Nxp Usa, Inc. | ESD protection with integrated LDMOS triggering junction |
| US10600775B2 (en) * | 2017-05-02 | 2020-03-24 | Macronix International Co., Ltd. | Electrostatic discharge protection device |
-
2021
- 2021-01-27 CN CN202110113617.4A patent/CN112928112B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101764151A (en) * | 2009-11-09 | 2010-06-30 | 苏州博创集成电路设计有限公司 | SCR ESD protective structure with high maintaining voltage |
| CN105957833A (en) * | 2016-05-16 | 2016-09-21 | 深圳市国微电子有限公司 | Low trigger positive and negative voltage resistant silicon controlled rectifier (SCR) electro-static discharge (ESD) protection device and technology method thereof |
| CN105977253A (en) * | 2016-05-16 | 2016-09-28 | 深圳市国微电子有限公司 | Multi-trigger positive and negative voltage resisting SCR ESD protection device and technological method therefor |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112928112A (en) | 2021-06-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110491875B (en) | Bidirectional thyristor electrostatic protection device | |
| CN111668209B (en) | A low-leakage silicon-controlled rectifier for low-voltage ESD protection | |
| US8703547B2 (en) | Thyristor comprising a special doped region characterized by an LDD region and a halo implant | |
| CN110828453B (en) | Embedded P + injection segmented asymmetric silicon controlled rectifier electrostatic discharge device | |
| EP4020551A1 (en) | Electrostatic protection circuit | |
| US11699696B2 (en) | Silicon-controlled rectifier with back-to-back diodes | |
| CN107731810A (en) | A kind of low trigger voltage MLSCR devices for ESD protection | |
| US6784029B1 (en) | Bi-directional ESD protection structure for BiCMOS technology | |
| CN107731811A (en) | A kind of SCR device triggered by longitudinal BJT for ESD protection | |
| CN105977253B (en) | Trigger the SCR ESD protection device and its process of resistance to positive/negative-pressure more | |
| CN105957833B (en) | The SCR ESD protection device and its process of the low resistance to positive/negative-pressure of triggering | |
| CN112928112B (en) | Low-trigger high-maintenance bidirectional SCR protective device and process method thereof | |
| US20120168906A1 (en) | ESD Protection Device with Tunable Design Windows | |
| US6717219B1 (en) | High holding voltage ESD protection structure for BiCMOS technology | |
| CN107248514B (en) | A Novel ESD Protection Structure and Its Implementation Method | |
| CN112928111B (en) | Positive and negative high voltage resistant SCR ESD protection device and process method thereof | |
| CN111739887B (en) | Electrostatic Protection Unit Based on Thyristor and Its Parallel Structure | |
| CN211858654U (en) | A high protection grade one-way thyristor electrostatic protection device | |
| US11222886B2 (en) | ESD protection device with low trigger voltage | |
| CN108766964A (en) | LDMOS electrostatic protection devices | |
| CN119789534A (en) | Bidirectional gate controlled silicon controlled rectifier structure | |
| WO2022267465A1 (en) | Esd protection device, protection circuit, and preparation method | |
| CN114497031A (en) | A GGNMOS structure | |
| CN107946298B (en) | ESD protection circuit against transient latch-up | |
| CN107516657B (en) | A Novel ESD Protection Structure and Its Implementation Method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |