CN111880603B - Multi-chassis feedback result control trigger synchronization method, device, device and medium - Google Patents
Multi-chassis feedback result control trigger synchronization method, device, device and medium Download PDFInfo
- Publication number
- CN111880603B CN111880603B CN202010731299.3A CN202010731299A CN111880603B CN 111880603 B CN111880603 B CN 111880603B CN 202010731299 A CN202010731299 A CN 202010731299A CN 111880603 B CN111880603 B CN 111880603B
- Authority
- CN
- China
- Prior art keywords
- chassis
- feedback result
- trigger
- clock
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
Description
技术领域technical field
本发明涉及量子测控技术领域,特别是涉及一种多机箱反馈结果控制触发同步方法、装置、设备及介质。The invention relates to the technical field of quantum measurement and control, in particular to a multi-chassis feedback result control trigger synchronization method, device, equipment and medium.
背景技术Background technique
目前,应用到量子测控系统中feedback实现方法主要有两种方案:其中一种方案是需要单独在PXIE机箱内提供一个专用板卡;另一种方案是需要一个PQSC仪器。但是这些方案在实现feedback功能时并不能实现触发信号的同步。At present, there are two main methods for implementing feedback in quantum measurement and control systems: one of them requires a dedicated board in the PXIE chassis; the other requires a PQSC instrument. However, these schemes cannot realize the synchronization of trigger signals when implementing the feedback function.
因此,如何实现量子测控系统中反馈结果输出的触发信号同步,是本领域技术人员亟待解决的技术问题。Therefore, how to realize the synchronization of the trigger signal of the feedback result output in the quantum measurement and control system is a technical problem to be solved urgently by those skilled in the art.
发明内容SUMMARY OF THE INVENTION
有鉴于此,本发明的目的在于提供一种多机箱反馈结果控制触发同步方法、装置、设备及介质,可以保证多机箱量子测控系统中反馈结果输出的触发信号同步。其具体方案如下:In view of this, the purpose of the present invention is to provide a multi-chassis feedback result control trigger synchronization method, device, equipment and medium, which can ensure the synchronization of the trigger signal output of the feedback result in the multi-chassis quantum measurement and control system. Its specific plan is as follows:
一种多机箱反馈结果控制触发同步方法,包括:A multi-chassis feedback result control trigger synchronization method, comprising:
选取铷原子钟作为各个PXIE机箱的基准时钟;Select the rubidium atomic clock as the reference clock of each PXIE chassis;
接收任一机箱内AD采样卡采样的量子芯片测量结果,并反馈给对应机箱的timing槽级联控制板卡;Receive the quantum chip measurement results sampled by the AD sampling card in any chassis, and feed it back to the timing slot cascade control board of the corresponding chassis;
根据所述铷原子钟的计数,将接收到反馈结果的timing槽级联控制板卡通过差分对形式将所述反馈结果发送至对外连接机箱的timing槽级联控制板卡,并产生使能同步信号;According to the count of the rubidium atomic clock, the timing slot cascading control board that has received the feedback result sends the feedback result to the timing slot cascading control board of the externally connected chassis in the form of a differential pair, and generates an enabling synchronization signal ;
根据所述反馈结果、所述铷原子钟的计数和所述使能同步信号,控制各个机箱的timing槽级联控制板卡同时发送触发信号。According to the feedback result, the count of the rubidium atomic clock and the enabling synchronization signal, the timing slots of each chassis are controlled to be cascaded to the control boards to send trigger signals at the same time.
优选地,在本发明实施例提供的上述多机箱反馈结果控制触发同步方法中,选取铷原子钟作为各个PXIE机箱的基准时钟,具体包括:Preferably, in the above-mentioned multi-chassis feedback result control trigger synchronization method provided by the embodiment of the present invention, a rubidium atomic clock is selected as the reference clock of each PXIE chassis, specifically including:
以所述铷原子钟产生第一时钟和频率大于所述第一时钟的第二时钟;所述第二时钟根据所述第一时钟的上升沿开始循环计数。The rubidium atomic clock is used to generate a first clock and a second clock with a frequency greater than that of the first clock; the second clock starts to cycle counting according to the rising edge of the first clock.
优选地,在本发明实施例提供的上述多机箱反馈结果控制触发同步方法中,在发送触发信号之后,还包括:Preferably, in the above-mentioned multi-chassis feedback result control trigger synchronization method provided by the embodiment of the present invention, after sending the trigger signal, the method further includes:
将所述触发信号连接到机箱内对应槽的AWG板卡的触发输入,控制各所述AWG板卡同时发送激励量子芯片工作的激励信号。The trigger signal is connected to the trigger input of the AWG board in the corresponding slot in the chassis, and each of the AWG boards is controlled to simultaneously send the excitation signal that stimulates the quantum chip to work.
优选地,在本发明实施例提供的上述多机箱反馈结果控制触发同步方法中,多机箱对内通过机箱的timing槽级联控制板卡PXI_STAR1~16信号作为触发信号。Preferably, in the above-mentioned multi-chassis feedback result control trigger synchronization method provided by the embodiment of the present invention, the signals of the control boards PXI_STAR1-16 are cascaded through the timing slots of the chassis in the multi-chassis pair as trigger signals.
优选地,在本发明实施例提供的上述多机箱反馈结果控制触发同步方法中,各级联控制板卡之间对外的级联口通过SATA物理线对接;Preferably, in the above-mentioned multi-chassis feedback result control trigger synchronization method provided by the embodiment of the present invention, the external cascading ports between the cascading control boards are connected through a SATA physical line;
所述AD采样卡通过机箱背板的PXIe_DSTARC信号线进行通信。The AD sampling card communicates through the PXIe_DSTARC signal line on the chassis backplane.
优选地,在本发明实施例提供的上述多机箱反馈结果控制触发同步方法中,所述铷原子钟与各级联控制板卡连接;Preferably, in the above-mentioned multi-chassis feedback result control trigger synchronization method provided by the embodiment of the present invention, the rubidium atomic clock is connected to each level of the cascade control board;
各机箱的AWG板卡输出信号连接到外部示波器上。The AWG board output signal of each chassis is connected to an external oscilloscope.
本发明实施例还提供了一种多机箱反馈结果控制触发同步装置,包括:The embodiment of the present invention also provides a multi-chassis feedback result control trigger synchronization device, including:
时钟控制模块,用于选取铷原子钟作为各个PXIE机箱的基准时钟;The clock control module is used to select the rubidium atomic clock as the reference clock of each PXIE chassis;
接收反馈模块,用于接收任一机箱内AD采样卡采样的量子芯片测量结果,并反馈给对应机箱的timing槽级联控制板卡;The receiving feedback module is used to receive the quantum chip measurement results sampled by the AD sampling card in any chassis, and feed it back to the timing slot cascade control board of the corresponding chassis;
同步接口模块,用于根据所述铷原子钟的计数,将接收到反馈结果的timing槽级联控制板卡通过差分对形式将所述反馈结果发送至对外连接机箱的timing槽级联控制板卡,并产生使能同步信号;The synchronization interface module is used to send the timing slot cascade control board that has received the feedback result to the timing slot cascade control board of the externally connected chassis in the form of differential pairs according to the count of the rubidium atomic clock, And generate an enable synchronization signal;
触发输出模块,用于根据所述反馈结果、所述铷原子钟的计数和所述使能同步信号,控制各个机箱的timing槽级联控制板卡同时发送触发信号。The trigger output module is used for controlling the timing slot cascaded control boards of each chassis to send trigger signals at the same time according to the feedback result, the count of the rubidium atomic clock and the enabling synchronization signal.
优选地,在本发明实施例提供的上述多机箱反馈结果控制触发同步装置中,还包括:Preferably, in the above-mentioned multi-chassis feedback result control trigger synchronization device provided in the embodiment of the present invention, it also includes:
信号控制模块,用于将所述触发信号连接到机箱内对应槽的AWG板卡的触发输入,控制各所述AWG板卡同时发送激励量子芯片工作的激励信号。The signal control module is used to connect the trigger signal to the trigger input of the AWG board in the corresponding slot in the chassis, and control each of the AWG boards to simultaneously send the excitation signal to stimulate the quantum chip to work.
本发明实施例还提供了一种多机箱反馈结果控制触发同步设备,包括处理器和存储器,其中,所述处理器执行所述存储器中保存的计算机程序时实现如本发明实施例提供的上述多机箱反馈结果控制触发同步方法。An embodiment of the present invention further provides a multi-chassis feedback result control trigger synchronization device, including a processor and a memory, wherein the processor implements the above-mentioned multi-chassis provided by the embodiment of the present invention when the processor executes the computer program stored in the memory. The chassis feedback result controls the trigger synchronization method.
本发明实施例还提供了一种计算机可读存储介质,用于存储计算机程序,其中,所述计算机程序被处理器执行时实现如本发明实施例提供的上述多机箱反馈结果控制触发同步方法。Embodiments of the present invention further provide a computer-readable storage medium for storing a computer program, wherein, when the computer program is executed by a processor, the above-mentioned multi-chassis feedback result control trigger synchronization method provided by the embodiments of the present invention is implemented.
从上述技术方案可以看出,本发明所提供的一种多机箱反馈结果控制触发同步方法、装置、设备及介质,包括:选取铷原子钟作为各个PXIE机箱的基准时钟;接收任一机箱内AD采样卡采样的量子芯片测量结果,并反馈给对应机箱的timing槽级联控制板卡;根据铷原子钟的计数,将接收到反馈结果的timing槽级联控制板卡通过差分对形式将反馈结果发送至对外连接机箱的timing槽级联控制板卡,并产生使能同步信号;根据反馈结果、铷原子钟的计数和使能同步信号,控制各个机箱的timing槽级联控制板卡同时发送触发信号。As can be seen from the above technical solutions, a multi-chassis feedback result control trigger synchronization method, device, equipment and medium provided by the present invention includes: selecting a rubidium atomic clock as the reference clock of each PXIE chassis; receiving AD samples in any chassis The quantum chip measurement results sampled by the card are fed back to the timing slot cascade control board of the corresponding chassis; according to the count of the rubidium atomic clock, the timing slot cascade control board that has received the feedback result will be sent to the timing slot cascade control board in the form of a differential pair. Externally connect the timing slot of the chassis to the cascaded control board, and generate an enable synchronization signal; according to the feedback result, the count of the rubidium atomic clock and the enable synchronization signal, control the timing slot of each chassis to cascade the control board to send a trigger signal at the same time.
本发明首先选择高精度的铷原子钟作为基准源,给各个PXIE机箱提供基准时钟,然后机箱内AD采样卡采样量子芯片测量结果反馈给timing槽级联控制板卡,通过timing槽板卡的对外的一对差分信号相互通信并产生使能同步信号,最后同时控制同一机箱和级联机箱发送触发信号,这样保证多机箱量子测控系统中反馈结果输出的触发信号同步,即可以根据反馈结果反馈给信号源同时发送激励波形,能够应用到多机箱触发信号要求同步的环境中。The present invention first selects a high-precision rubidium atomic clock as a reference source, provides a reference clock for each PXIE chassis, and then feeds the measurement results of the quantum chip sampled by the AD sampling card in the chassis to the timing slot cascading control board. A pair of differential signals communicate with each other and generate an enabling synchronization signal, and finally control the same chassis and the cascaded chassis to send trigger signals, so as to ensure the synchronization of the trigger signals output by the feedback results in the multi-chassis quantum measurement and control system, that is, the feedback results can be fed back to the signal. The source simultaneously sends excitation waveforms, which can be applied to environments where synchronization of multiple chassis trigger signals is required.
附图说明Description of drawings
为了更清楚地说明本发明实施例或相关技术中的技术方案,下面将对实施例或相关技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据提供的附图获得其他的附图。In order to more clearly illustrate the technical solutions in the embodiments of the present invention or related technologies, the following briefly introduces the accompanying drawings required for the description of the embodiments or related technologies. Obviously, the accompanying drawings in the following description are only the For the embodiments of the invention, for those of ordinary skill in the art, other drawings can also be obtained according to the provided drawings without any creative effort.
图1为本发明实施例提供的多机箱反馈结果控制触发同步方法流程图;1 is a flowchart of a multi-chassis feedback result control trigger synchronization method provided by an embodiment of the present invention;
图2为本发明实施例提供的PXIE机箱内部链接框图;2 is a block diagram of an internal link of a PXIE chassis provided by an embodiment of the present invention;
图3为本发明实施例提供的两个PXIE机箱互联框图;3 is an interconnection block diagram of two PXIE chassis provided by an embodiment of the present invention;
图4为本发明实施例提供的多机箱反馈结果控制触发同步装置的结构示意图。FIG. 4 is a schematic structural diagram of a multi-chassis feedback result control trigger synchronization device according to an embodiment of the present invention.
具体实施方式Detailed ways
下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only a part of the embodiments of the present invention, but not all of the embodiments. Based on the embodiments of the present invention, all other embodiments obtained by those of ordinary skill in the art without creative efforts shall fall within the protection scope of the present invention.
本发明提供一种多机箱反馈结果控制触发同步方法,如图1所示,包括以下步骤:The present invention provides a multi-chassis feedback result control trigger synchronization method, as shown in Figure 1, comprising the following steps:
S101、选取铷原子钟作为各个PXIE机箱的基准时钟;S101. Select a rubidium atomic clock as the reference clock of each PXIE chassis;
S102、接收任一机箱内AD采样卡采样的量子芯片测量结果,并反馈给对应机箱的timing槽级联控制板卡;S102. Receive the quantum chip measurement result sampled by the AD sampling card in any chassis, and feed it back to the timing slot cascade control board of the corresponding chassis;
在实际应用中,级联控制板卡可以选取FPGA级联控制板卡;此步骤接收到的反馈结果对应的级联控制板卡可以作为主级联控制板卡;In practical applications, the cascade control board can be selected as the FPGA cascade control board; the cascade control board corresponding to the feedback result received in this step can be used as the main cascade control board;
S103、根据铷原子钟的计数,将接收到反馈结果的timing槽级联控制板卡通过差分对形式将反馈结果发送至对外连接机箱的timing槽级联控制板卡,并产生使能同步信号;S103. According to the count of the rubidium atomic clock, the timing slot cascade control board that has received the feedback result sends the feedback result to the timing slot cascade control board externally connected to the chassis in the form of a differential pair, and generates an enabling synchronization signal;
可以理解的是,级联控制板卡通过上述步骤对外实现多机箱互联通信;多PXIE机箱通过timing槽板级联控制板卡的对外的一对差分信号相互通信;对外连接机箱的timing槽级联控制板卡可以作为从级联控制板卡;主级联控制板卡可以将接收到的反馈结果发送至从级联控制板卡;It can be understood that the cascading control board realizes the interconnection and communication of multiple chassis externally through the above steps; the multi-PXIE chassis communicates with each other through a pair of external differential signals of the timing slot board cascading control board; the timing slot of the external connection chassis is cascaded The control board can be used as a slave cascade control board; the master cascade control board can send the received feedback results to the slave cascade control board;
S104、根据反馈结果、铷原子钟的计数和使能同步信号,控制各个机箱的timing槽级联控制板卡同时发送触发信号;S104, according to the feedback result, the count of the rubidium atomic clock and the enabling synchronization signal, control the timing slot of each chassis to cascade the control boards to send the trigger signal at the same time;
需要说明的是,接收到反馈结果的timing槽级联控制板卡可以根据反馈结果控制同一机箱内触发信号发出;其它机箱的timing槽控制板卡在接收到反馈结果后,根据反馈结果控制自身机箱能对应通道的触发信号发出,最终保证各个机箱的触发信号同时发出。It should be noted that the timing slot cascade control board that receives the feedback result can control the trigger signal in the same chassis to send out according to the feedback result; the timing slot control board of other chassis controls its own chassis according to the feedback result after receiving the feedback result. It can send out the trigger signal of the corresponding channel, and finally ensure that the trigger signal of each chassis is sent out at the same time.
在本发明实施例提供的上述多机箱反馈结果控制触发同步方法中,用于多PXIE机箱量子测控系统中,首先选择高精度的铷原子钟作为基准源,给各个PXIE机箱提供基准时钟,然后机箱内AD采样卡采样量子芯片测量结果反馈给timing槽级联控制板卡,通过timing槽板卡的对外的一对差分信号相互通信并产生使能同步信号,最后同时控制同一机箱和级联机箱发送触发信号,这样保证多机箱量子测控系统中反馈结果输出的触发信号同步,即可以根据反馈结果反馈给信号源同时发送激励波形,能够应用到多机箱触发信号要求同步的环境中。In the above-mentioned multi-chassis feedback result control trigger synchronization method provided by the embodiment of the present invention, used in a multi-PXIE chassis quantum measurement and control system, firstly, a high-precision rubidium atomic clock is selected as a reference source, and a reference clock is provided for each PXIE chassis, and then a high-precision rubidium atomic clock is selected as the reference source. The AD sampling card samples the quantum chip measurement results and feeds them back to the timing slot cascading control board, communicates with each other through a pair of external differential signals of the timing slot board and generates an enabling synchronization signal, and finally controls the same chassis and the cascaded chassis to send triggers at the same time. In this way, the trigger signal of the feedback result output in the multi-chassis quantum measurement and control system is synchronized, that is, the excitation waveform can be fed back to the signal source according to the feedback result and the excitation waveform can be sent, which can be applied to the environment where the multi-chassis trigger signal requires synchronization.
在具体实施时,在本发明实施例提供的上述多机箱反馈结果控制触发同步方法中,步骤S101选取铷原子钟作为各个PXIE机箱的基准时钟,具体可以包括:以铷原子钟产生第一时钟和频率大于第一时钟的第二时钟;第二时钟根据第一时钟的上升沿开始循环计数。In specific implementation, in the above-mentioned multi-chassis feedback result control trigger synchronization method provided by the embodiment of the present invention, step S101 selects a rubidium atomic clock as the reference clock of each PXIE chassis, which may specifically include: using the rubidium atomic clock to generate a first clock and a frequency greater than The second clock of the first clock; the second clock starts to cycle counting according to the rising edge of the first clock.
具体地,以铷原子钟产生两个频率差距很大的时钟(比如快时钟250MHz,慢时钟5MHz),快时钟根据慢时钟的上升沿开始循环计数,以例子250M和5M来说,每计数50个250M的周期慢时钟就到达一次上升沿。因为以铷原子钟作为基准,所以不同机箱快慢时钟完全同步。需要说明的是,主级联控制板卡和从级联控制板卡以1米长的SATA线为例测试发送到接收延时为7个快时钟(250MHz)周期。Specifically, the rubidium atomic clock is used to generate two clocks with a large frequency difference (for example, the fast clock is 250MHz, and the slow clock is 5MHz). The fast clock starts to count according to the rising edge of the slow clock. For example, 250M and 5M, each count is 50 The 250M cycle slow clock reaches a rising edge. Because the rubidium atomic clock is used as the reference, the fast and slow clocks of different chassis are completely synchronized. It should be noted that the main cascade control board and the slave cascade control board take a 1-meter-long SATA cable as an example to test the delay from sending to receiving is 7 fast clock (250MHz) cycles.
在具体实施时,在本发明实施例提供的上述多机箱反馈结果控制触发同步方法中,在执行步骤S104发送触发信号之后,还可以包括:将触发信号连接到机箱内对应槽的AWG板卡的触发输入,控制各AWG板卡同时发送激励量子芯片工作的激励信号。这样timing槽级联控制板卡根据反馈结果同时给同一PXIE机箱内反馈结果控制的AWG板卡和级联机箱内反馈结果控制的AWG板卡发送触发信号,进而使不同机箱AWG板卡同时发送控制量子芯片工作的激励信号。In specific implementation, in the above-mentioned multi-chassis feedback result control trigger synchronization method provided by the embodiment of the present invention, after performing step S104 to send the trigger signal, the method may further include: connecting the trigger signal to the AWG board of the corresponding slot in the chassis. Trigger input, control each AWG board to send the excitation signal to stimulate the quantum chip to work at the same time. In this way, the timing slot cascading control board sends trigger signals to the AWG boards controlled by the feedback results in the same PXIE chassis and the AWG boards controlled by the feedback results in the same PXIE chassis according to the feedback results, so that the AWG boards in different chassis send control signals at the same time. The excitation signal for the quantum chip to work.
在具体实施时,在本发明实施例提供的上述多机箱反馈结果控制触发同步方法中,多机箱对内通过机箱的timing槽级联控制板卡PXI_STAR1~16信号作为触发信号。也就是说,根据反馈结果可以任意实现多个机箱内任意PXI_STAR1~16触发信号同步。In specific implementation, in the above-mentioned multi-chassis feedback result control trigger synchronization method provided by the embodiment of the present invention, the multi-chassis pair cascades the signals of the control boards PXI_STAR1 to 16 through the timing slots of the chassis as trigger signals. That is to say, according to the feedback result, any PXI_STAR1-16 trigger signal synchronization in multiple chassis can be realized arbitrarily.
在具体实施时,在本发明实施例提供的上述多机箱反馈结果控制触发同步方法中,如图2和图3所示,各级联控制板卡之间对外的级联口通过SATA物理线对接;AD采样卡通过机箱背板的PXIe_DSTARC信号线进行通信;铷原子钟与各级联控制板卡连接;各机箱的AWG板卡输出信号连接到外部示波器上。In specific implementation, in the above-mentioned multi-chassis feedback result control trigger synchronization method provided by the embodiment of the present invention, as shown in FIG. 2 and FIG. 3 , the external cascade ports between each level of cascade control boards are connected through SATA physical lines. ; The AD sampling card communicates through the PXIe_DSTARC signal line on the backplane of the chassis; the rubidium atomic clock is connected to the control board at each level; the output signal of the AWG board of each chassis is connected to the external oscilloscope.
下面以一个具体实例来描述本发明实施例提供的上述多机箱反馈结果控制触发同步方法:The above-mentioned multi-chassis feedback result control trigger synchronization method provided by the embodiment of the present invention is described below with a specific example:
步骤一、以第二时钟的频率为250MHZ,第一时钟的频率为5MHZ为例,div_cnt是第二时钟采样第一时钟计数,以第一时钟上升沿开始循环计数,则div_cnt在1到50循环;Step 1. Taking the frequency of the second clock as 250MHZ and the frequency of the first clock as 5MHZ as an example, div_cnt is the count of the first clock sampled by the second clock, and the cycle count starts from the rising edge of the first clock, then div_cnt cycles from 1 to 50 ;
步骤二、接收从AD采样卡发送的反馈结果,根据反馈结果确定当前机箱内部需要触发的AWG板卡,从级联控制板卡机箱内需要触发的AWG板卡;Step 2: Receive the feedback result sent from the AD sampling card, and determine the AWG board that needs to be triggered in the current chassis according to the feedback result, and the AWG board that needs to be triggered in the chassis from the cascaded control board;
步骤三、带有AD采样卡的机箱接收到反馈结果在div_cnt为3时发送从AD采样卡发送的反馈结果给从级联控制板卡并产生使能同步信号;Step 3. The chassis with the AD sampling card receives the feedback result and sends the feedback result sent from the AD sampling card to the slave cascade control board when div_cnt is 3 and generates an enable synchronization signal;
步骤四、经过验证,从级联控制板卡中有7个时钟周期延时接收到主级联控制板卡发送的反馈结果并同时产生使能同步信号;Step 4. After verification, the slave cascading control board has a delay of 7 clock cycles to receive the feedback result sent by the main cascading control board and generate an enabling synchronization signal at the same time;
步骤五、根据传输的反馈结果、div_cnt为1和使能同步信号三个信号共同决定触发信号的输出。Step 5: According to the feedback result of the transmission, div_cnt is 1 and the three signals of the enable synchronization signal jointly determine the output of the trigger signal.
因为产生使能同步信号和发送反馈结果是在div_cnt为3时产生的,传输路径有7个时钟周期的延迟,从级联控制板卡在div_cnt为10接收到反馈结果从而产生使能信号,而产生触发信号是在div_cnt为1和使能信号共同作用,所以在div_cnt要加到50清零后再加到1才能产生触发信号,所以这样可以保证多机箱反馈结果输出的触发信号同步。Because the generation of the enable synchronization signal and the sending of the feedback result are generated when the div_cnt is 3, the transmission path has a delay of 7 clock cycles, and the feedback result is received from the cascade control board when the div_cnt is 10 to generate the enable signal, while The trigger signal is generated when the div_cnt is 1 and the enable signal is combined, so the trigger signal can be generated only after the div_cnt is added to 50 and cleared to 1, so this can ensure the synchronization of the trigger signals output by the feedback results of multiple chassis.
又因为同步接口接收数据的延时为7个时钟周期,第一个是在div_cnt为3,那么理论上第二级机箱接收反馈结果为div_cnt为10,第三级机箱div_cnt为17,这样理论上最多可以6级机箱串行而保证触发信号完全同步。And because the delay of receiving data on the synchronous interface is 7 clock cycles, the first one is when div_cnt is 3, then theoretically the second-level chassis receives the feedback result that div_cnt is 10, and the third-level chassis div_cnt is 17, so theoretically Up to 6 levels of chassis can be serialized to ensure complete synchronization of trigger signals.
需要说明的是,本发明在执行上述多机箱反馈结果控制触发同步方法之前,以图3为例,可以准备两台PXIE机箱,第一台PXIE机箱内插入多个(如两个)AWG板卡、一个AD采样板卡和一个级联控制板卡,第二台PXIE机箱内插入多个(如三个)AWG板卡和一个级联控制板卡;两个级联控制板卡同步接口通过SATA物理线对接;外部铷原子钟连接到各级联控制板卡上;两台机箱的AWG板卡输出信号连接到外部示波器上。在执行的过程中,将两台机箱和铷原子钟上电,待铷原子钟lock信号点亮后,控制AD采样卡发送模拟量子芯片测量数据;根据模拟量子芯片发送的测量数据,可以查看两个机箱的AWG输出信号通道根据模拟反馈数据发生变化。It should be noted that, before the present invention executes the above-mentioned multi-chassis feedback result control trigger synchronization method, taking FIG. 3 as an example, two PXIE chassis can be prepared, and multiple (such as two) AWG boards are inserted into the first PXIE chassis. , an AD sampling board and a cascade control board, multiple (such as three) AWG boards and a cascade control board are inserted into the second PXIE chassis; the synchronization interfaces of the two cascade control boards pass through SATA The physical lines are docked; the external rubidium atomic clock is connected to the control board of each level; the output signals of the AWG board of the two chassis are connected to the external oscilloscope. During the execution, power on the two chassis and the rubidium atomic clock, and after the rubidium atomic clock lock signal is turned on, control the AD sampling card to send the measurement data of the analog quantum chip; according to the measurement data sent by the analog quantum chip, you can view the two chassis The AWG output signal channel changes according to the analog feedback data.
基于同一发明构思,本发明实施例还提供了一种多机箱反馈结果控制触发同步装置,由于该装置解决问题的原理与前述一种多机箱反馈结果控制触发同步方法相似,因此该装置的实施可以参见多机箱反馈结果控制触发同步方法的实施,重复之处不再赘述。Based on the same inventive concept, an embodiment of the present invention also provides a multi-chassis feedback result control trigger synchronization device. Since the principle of the device for solving problems is similar to the aforementioned multi-chassis feedback result control trigger synchronization method, the implementation of the device can be Please refer to the implementation of the multi-chassis feedback result control trigger synchronization method, and the repetition will not be repeated.
在具体实施时,本发明实施例提供的多机箱反馈结果控制触发同步装置,如图4所示,具体包括:During specific implementation, the multi-chassis feedback result control trigger synchronization device provided by the embodiment of the present invention, as shown in FIG. 4 , specifically includes:
时钟控制模块,用于选取铷原子钟作为各个PXIE机箱的基准时钟;因为以铷原子钟作为基准,所以不同机箱快慢时钟完全同步;The clock control module is used to select the rubidium atomic clock as the reference clock of each PXIE chassis; because the rubidium atomic clock is used as the reference, the fast and slow clocks of different chassis are completely synchronized;
接收反馈模块,用于接收任一机箱内AD采样卡采样的量子芯片测量结果,并反馈给对应机箱的timing槽级联控制板卡;利用PXIE机箱背板的PXIe_DSTARC信号线进行通信;The receiving feedback module is used to receive the quantum chip measurement results sampled by the AD sampling card in any chassis, and feed it back to the timing slot cascade control board of the corresponding chassis; use the PXIe_DSTARC signal line on the backplane of the PXIE chassis to communicate;
同步接口模块,用于根据铷原子钟的计数,将接收到反馈结果的timing槽级联控制板卡通过差分对形式将反馈结果发送至对外连接机箱的timing槽级联控制板卡,并产生使能同步信号;同步接口模块是级联控制板卡之间通信的接口,采用差分对形式;The synchronization interface module is used to send the timing slot cascade control board that received the feedback result to the timing slot cascade control board connected to the external chassis in the form of differential pair according to the count of the rubidium atomic clock, and generate an enable Synchronization signal; the synchronization interface module is the interface for communication between the cascaded control boards, in the form of differential pairs;
触发输出模块,用于根据反馈结果、铷原子钟的计数和使能同步信号,控制各个机箱的timing槽级联控制板卡同时发送触发信号。触发输出模块可以控制PXIE机箱timing槽的级联控制板卡PXI_STAR1~16的输出。The trigger output module is used to control the timing slot cascaded control boards of each chassis to send trigger signals at the same time according to the feedback results, the count of the rubidium atomic clock and the enable synchronization signal. The trigger output module can control the output of the cascaded control boards PXI_STAR1-16 in the timing slot of the PXIE chassis.
需要说明的是,接收反馈模块的级联控制板卡可以作为主级联板控制板卡,通过同步接口模块接收反馈结果的作为级联控制板卡可以从级联控制板卡,主级联控制板卡可以将接收到的反馈结果通过同步接口模块发送给从级联控制板卡;利用时钟控制模块可以实现主级联控制板卡发送的触发信号和从级联控制板卡发送的触发信号完全同步。It should be noted that the cascade control board that receives the feedback module can be used as the main cascade control board, and the cascade control board that receives the feedback result through the synchronous interface module can be used as the cascade control board from the cascade control board, the main cascade control board. The board can send the received feedback result to the slave cascade control board through the synchronization interface module; the trigger signal sent by the master cascade control board and the trigger signal sent by the slave cascade control board can be completely realized by using the clock control module. Synchronize.
在本发明实施例提供的上述多机箱反馈结果控制触发同步装置中,可以通过上述四个模块的相互作用,可以保证多机箱量子测控系统中反馈结果输出的触发信号同步,即可以根据反馈结果反馈给信号源同时发送激励波形,能够应用到多机箱触发信号要求同步的环境中。In the above-mentioned multi-chassis feedback result control trigger synchronization device provided by the embodiment of the present invention, the interaction of the above four modules can ensure the synchronization of the trigger signals output by the feedback results in the multi-chassis quantum measurement and control system, that is, the feedback results can be fed back according to the feedback results. Send excitation waveforms to the signal source at the same time, which can be applied to the environment where multiple chassis trigger signals require synchronization.
进一步的,在具体实施时,在本发明实施例提供的上述多机箱反馈结果控制触发同步装置中,还可以包括:Further, during specific implementation, the above-mentioned multi-chassis feedback result control trigger synchronization device provided in the embodiment of the present invention may further include:
信号控制模块,用于将触发信号连接到机箱内对应槽的AWG板卡的触发输入,控制各AWG板卡同时发送激励量子芯片工作的激励信号。这样使得AWG发送的量子芯片的激励信号完全同步。The signal control module is used to connect the trigger signal to the trigger input of the AWG board in the corresponding slot in the chassis, and control each AWG board to send the excitation signal to stimulate the quantum chip to work at the same time. In this way, the excitation signal of the quantum chip sent by the AWG is completely synchronized.
关于上述各个模块更加具体的工作过程可以参考前述实施例公开的相应内容,在此不再进行赘述。For more specific working processes of the above-mentioned modules, reference may be made to the corresponding contents disclosed in the foregoing embodiments, which will not be repeated here.
相应的,本发明实施例还公开了一种多机箱反馈结果控制触发同步设备,包括处理器和存储器;其中,处理器执行存储器中保存的计算机程序时实现前述实施例公开的多机箱反馈结果控制触发同步方法。Correspondingly, the embodiment of the present invention also discloses a multi-chassis feedback result control trigger synchronization device, including a processor and a memory; wherein, when the processor executes the computer program stored in the memory, the multi-chassis feedback result control disclosed in the foregoing embodiments is realized. Trigger the sync method.
关于上述方法更加具体的过程可以参考前述实施例中公开的相应内容,在此不再进行赘述。For a more specific process of the above method, reference may be made to the corresponding content disclosed in the foregoing embodiments, which will not be repeated here.
进一步的,本发明还公开了一种计算机可读存储介质,用于存储计算机程序;计算机程序被处理器执行时实现前述公开的多机箱反馈结果控制触发同步方法。Further, the present invention also discloses a computer-readable storage medium for storing a computer program; when the computer program is executed by a processor, the aforementioned disclosed multi-chassis feedback result control trigger synchronization method is implemented.
关于上述方法更加具体的过程可以参考前述实施例中公开的相应内容,在此不再进行赘述。For a more specific process of the above method, reference may be made to the corresponding content disclosed in the foregoing embodiments, which will not be repeated here.
本说明书中各个实施例采用递进的方式描述,每个实施例重点说明的都是与其它实施例的不同之处,各个实施例之间相同或相似部分互相参见即可。对于实施例公开的装置、设备、存储介质而言,由于其与实施例公开的方法相对应,所以描述的比较简单,相关之处参见方法部分说明即可。The various embodiments in this specification are described in a progressive manner, and each embodiment focuses on the differences from other embodiments, and the same or similar parts between the various embodiments may be referred to each other. For the apparatuses, devices, and storage media disclosed in the embodiments, since they correspond to the methods disclosed in the embodiments, the descriptions are relatively simple, and reference may be made to the descriptions of the methods for related parts.
专业人员还可以进一步意识到,结合本文中所公开的实施例描述的各示例的单元及算法步骤,能够以电子硬件、计算机软件或者二者的结合来实现,为了清楚地说明硬件和软件的可互换性,在上述说明中已经按照功能一般性地描述了各示例的组成及步骤。这些功能究竟以硬件还是软件方式来执行,取决于技术方案的特定应用和设计约束条件。专业技术人员可以对每个特定的应用来使用不同方法来实现所描述的功能,但是这种实现不应认为超出本申请的范围。Professionals may further realize that the units and algorithm steps of each example described in conjunction with the embodiments disclosed herein can be implemented in electronic hardware, computer software, or a combination of the two, in order to clearly illustrate the possibilities of hardware and software. Interchangeability, the above description has generally described the components and steps of each example in terms of functionality. Whether these functions are performed in hardware or software depends on the specific application and design constraints of the technical solution. Skilled artisans may implement the described functionality using different methods for each particular application, but such implementations should not be considered beyond the scope of this application.
结合本文中所公开的实施例描述的方法或算法的步骤可以直接用硬件、处理器执行的软件模块,或者二者的结合来实施。软件模块可以置于随机存储器(RAM)、内存、只读存储器(ROM)、电可编程ROM、电可擦除可编程ROM、寄存器、硬盘、可移动磁盘、CD-ROM、或技术领域内所公知的任意其它形式的存储介质中。The steps of a method or algorithm described in conjunction with the embodiments disclosed herein may be directly implemented in hardware, a software module executed by a processor, or a combination of the two. A software module can be placed in random access memory (RAM), internal memory, read only memory (ROM), electrically programmable ROM, electrically erasable programmable ROM, registers, hard disk, removable disk, CD-ROM, or any other in the technical field. in any other known form of storage medium.
综上,本发明实施例提供的一种多机箱反馈结果控制触发同步方法、装置、设备及介质,包括:选取铷原子钟作为各个PXIE机箱的基准时钟;接收任一机箱内AD采样卡采样的量子芯片测量结果,并反馈给对应机箱的timing槽级联控制板卡;根据铷原子钟的计数,将接收到反馈结果的timing槽级联控制板卡通过差分对形式将反馈结果发送至对外连接机箱的timing槽级联控制板卡,并产生使能同步信号;根据反馈结果、铷原子钟的计数和使能同步信号,控制各个机箱的timing槽级联控制板卡同时发送触发信号。本发明首先选择高精度的铷原子钟作为基准源,给各个PXIE机箱提供基准时钟,然后机箱内AD采样卡采样量子芯片测量结果反馈给timing槽级联控制板卡,通过timing槽板卡的对外的一对差分信号相互通信并产生使能同步信号,最后同时控制同一机箱和级联机箱发送触发信号,这样保证多机箱量子测控系统中反馈结果输出的触发信号同步,即可以根据反馈结果反馈给信号源同时发送激励波形,能够应用到多机箱触发信号要求同步的环境中。To sum up, a multi-chassis feedback result control trigger synchronization method, device, equipment and medium provided by the embodiments of the present invention include: selecting a rubidium atomic clock as the reference clock of each PXIE chassis; receiving quantum data sampled by an AD sampling card in any chassis The chip measurement results are fed back to the timing slot cascading control board of the corresponding chassis; according to the count of the rubidium atomic clock, the timing slot cascading control board that has received the feedback result sends the feedback result to the externally connected chassis in the form of differential pairs. The timing slot is cascaded with the control board and generates an enable synchronization signal; according to the feedback result, the count of the rubidium atomic clock and the enable synchronization signal, the timing slot cascade control board of each chassis is controlled to send a trigger signal at the same time. The present invention first selects a high-precision rubidium atomic clock as a reference source, provides a reference clock for each PXIE chassis, and then feeds the measurement results of the quantum chip sampled by the AD sampling card in the chassis to the timing slot cascading control board. A pair of differential signals communicate with each other and generate an enabling synchronization signal, and finally control the same chassis and the cascaded chassis to send trigger signals, so as to ensure the synchronization of the trigger signals output by the feedback results in the multi-chassis quantum measurement and control system, that is, the feedback results can be fed back to the signal. The source simultaneously sends excitation waveforms, which can be applied to environments where synchronization of multiple chassis trigger signals is required.
最后,还需要说明的是,在本文中,诸如第一和第二等之类的关系术语仅仅用来将一个实体或者操作与另一个实体或操作区分开来,而不一定要求或者暗示这些实体或操作之间存在任何这种实际的关系或者顺序。而且,术语“包括”、“包含”或者其任何其他变体意在涵盖非排他性的包含,从而使得包括一系列要素的过程、方法、物品或者设备不仅包括那些要素,而且还包括没有明确列出的其他要素,或者是还包括为这种过程、方法、物品或者设备所固有的要素。在没有更多限制的情况下,由语句“包括一个……”限定的要素,并不排除在包括所述要素的过程、方法、物品或者设备中还存在另外的相同要素。Finally, it should also be noted that in this document, relational terms such as first and second are used only to distinguish one entity or operation from another, and do not necessarily require or imply these entities or that there is any such actual relationship or sequence between operations. Moreover, the terms "comprising", "comprising" or any other variation thereof are intended to encompass a non-exclusive inclusion such that a process, method, article or device that includes a list of elements includes not only those elements, but also includes not explicitly listed or other elements inherent to such a process, method, article or apparatus. Without further limitation, an element qualified by the phrase "comprising a..." does not preclude the presence of additional identical elements in a process, method, article or apparatus that includes the element.
以上对本发明所提供的多机箱反馈结果控制触发同步方法、装置、设备及介质进行了详细介绍,本文中应用了具体个例对本发明的原理及实施方式进行了阐述,以上实施例的说明只是用于帮助理解本发明的方法及其核心思想;同时,对于本领域的一般技术人员,依据本发明的思想,在具体实施方式及应用范围上均会有改变之处,综上所述,本说明书内容不应理解为对本发明的限制。The above provides a detailed introduction to the multi-chassis feedback result control trigger synchronization method, device, equipment and medium. This paper uses specific examples to illustrate the principles and implementations of the present invention. The description of the above embodiments is only used for In order to help understand the method of the present invention and its core idea; at the same time, for those skilled in the art, according to the idea of the present invention, there will be changes in the specific implementation and application scope. In summary, this specification The contents should not be construed as limiting the present invention.
Claims (8)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010731299.3A CN111880603B (en) | 2020-07-27 | 2020-07-27 | Multi-chassis feedback result control trigger synchronization method, device, device and medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010731299.3A CN111880603B (en) | 2020-07-27 | 2020-07-27 | Multi-chassis feedback result control trigger synchronization method, device, device and medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111880603A CN111880603A (en) | 2020-11-03 |
| CN111880603B true CN111880603B (en) | 2022-06-17 |
Family
ID=73201659
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010731299.3A Active CN111880603B (en) | 2020-07-27 | 2020-07-27 | Multi-chassis feedback result control trigger synchronization method, device, device and medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111880603B (en) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112597097B (en) * | 2020-12-28 | 2022-11-22 | 山东浪潮科学研究院有限公司 | Communication system based on ADC data acquisition card, application method and medium thereof |
| CN114020549A (en) * | 2021-10-26 | 2022-02-08 | 山东浪潮科学研究院有限公司 | Method for realizing feedback of quantum measurement and control system based on PXIE chassis |
| CN116185130A (en) * | 2021-11-26 | 2023-05-30 | 合肥本源量子计算科技有限责任公司 | Clock synchronization device and method, quantum measurement and control system and quantum computer |
| CN114415779B (en) * | 2021-12-17 | 2024-12-13 | 苏州华兴源创科技股份有限公司 | Chassis trigger signal control method and chassis control system |
| CN116400615B (en) * | 2021-12-23 | 2026-01-13 | 本源量子计算科技(合肥)股份有限公司 | Synchronous triggering system and method and quantum control system |
| CN114528998B (en) * | 2022-01-26 | 2023-05-12 | 山东浪潮科学研究院有限公司 | Multi-board card signal synchronization method, equipment and medium for quantum measurement and control system |
| CN115098429A (en) * | 2022-08-24 | 2022-09-23 | 苏州联讯仪器有限公司 | Cross-chassis multi-board-card synchronous control method, system, device and storage medium |
| CN117092937B (en) * | 2023-09-13 | 2025-11-28 | 深圳市费思泰克科技有限公司 | Automatic test control system for virtual instrument and synchronous data acquisition method |
| CN120263179B (en) * | 2025-06-09 | 2025-09-12 | 西安航天动力试验技术研究所 | A rocket engine control system timing calibration device |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101119171A (en) * | 2007-09-14 | 2008-02-06 | 中兴通讯股份有限公司 | Clock synchronization system and method for advanced telecommunication computer system |
| CN101706580A (en) * | 2009-11-24 | 2010-05-12 | 北京航空航天大学 | PXIe bus based GNSS signal simulator and implementation method thereof |
| CN109217939A (en) * | 2018-06-20 | 2019-01-15 | 浙江大学 | Expansible, low latency feedback regulation equipment for quantum bit |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8290725B2 (en) * | 2009-11-18 | 2012-10-16 | National Instruments Corporation | Synchronized reconfiguration of measurement modules |
| US9310832B2 (en) * | 2012-10-30 | 2016-04-12 | National Instruments Corporation | Backplane clock synchronization |
| CN104156036A (en) * | 2014-07-08 | 2014-11-19 | 北京中科泛华测控技术有限公司 | Multi-board-card synchronous interconnecting method, master board card and slave board cards |
| CN106712888A (en) * | 2016-12-30 | 2017-05-24 | 江汉大学 | A High Stable Time Base Signal Output System |
| CN109240159B (en) * | 2018-09-17 | 2021-01-12 | 苏州中德睿博智能科技有限公司 | Multi-channel synchronous signal triggering method, terminal, data acquisition system and storage medium |
| CN110222001B (en) * | 2019-05-20 | 2023-06-20 | 中国科学技术大学 | Feedback control system and feedback control method based on PXIe chassis |
-
2020
- 2020-07-27 CN CN202010731299.3A patent/CN111880603B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101119171A (en) * | 2007-09-14 | 2008-02-06 | 中兴通讯股份有限公司 | Clock synchronization system and method for advanced telecommunication computer system |
| CN101706580A (en) * | 2009-11-24 | 2010-05-12 | 北京航空航天大学 | PXIe bus based GNSS signal simulator and implementation method thereof |
| CN109217939A (en) * | 2018-06-20 | 2019-01-15 | 浙江大学 | Expansible, low latency feedback regulation equipment for quantum bit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111880603A (en) | 2020-11-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111880603B (en) | Multi-chassis feedback result control trigger synchronization method, device, device and medium | |
| CN112306146B (en) | A device and method for synchronizing output waveforms of AWG boards in multiple PXIE chassis | |
| US6941400B2 (en) | Modular data acquisition system | |
| CN113515165B (en) | Trigger control method and device | |
| CN114094996A (en) | Calibration circuit, calibration method, interface and related equipment | |
| CN109240981B (en) | Method, device and computer readable storage medium for synchronous acquisition of multichannel data | |
| CN112445740B (en) | Data asynchronous acquisition method, system and equipment | |
| CN115543051A (en) | FPGA global reset synchronization circuit, chip, verification simulation system and method | |
| CN105578585B (en) | A method, apparatus and communication device for determining link delay | |
| US7478256B2 (en) | Coordinating data synchronous triggers on multiple devices | |
| US10340904B2 (en) | Method and apparatus for phase-aligned 2X frequency clock generation | |
| CN113312863B (en) | An analog clock generation method, device, electronic equipment and readable storage medium | |
| CN105808476B (en) | Cross-clock-domain data transmission method and device | |
| Yang et al. | A configurable SPI interface based on APB bus | |
| CN114878878A (en) | Method, device and medium for synchronizing arbitrary waveform generator | |
| JP2012099921A (en) | Circuit and method for data transfer with clock domain crossing | |
| JP2009503435A (en) | Circuit card synchronization in standardized test instrument chassis | |
| TWI289677B (en) | Method and apparatus for testing a bridge circuit | |
| CN116050526A (en) | Quantum measurement and control system and quantum computer | |
| JP4988411B2 (en) | Method and apparatus for reading data from a serial data source in a parallel format | |
| KR100666225B1 (en) | Multi-device system forming daisy chain and driving method thereof | |
| CN115826678B (en) | Method, device, system and storage medium for calibrating clock phases of multiple FPGAs | |
| JP2013131088A (en) | Simulation apparatus, simulation method, and simulation program | |
| TWI289678B (en) | Method of testing synchronous clock chip and chip capable of synchronously testing clock | |
| Adams et al. | High performance time synchronisation for industrial logic control utilising a low cost single board computer with EMC compliance |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| TA01 | Transfer of patent application right | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20220525 Address after: 1036 Gaoxin Langchao Road, Jinan City, Shandong Province Applicant after: INSPUR GROUP Co.,Ltd. Address before: 250104 1st floor, R & D building, 2877 Kehang Road, Suncun Town, high tech Zone, Jinan City, Shandong Province Applicant before: JINAN INSPUR HIGH-TECH TECHNOLOGY DEVELOPMENT Co.,Ltd. |
|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20230426 Address after: 250000 building S02, No. 1036, Langchao Road, high tech Zone, Jinan City, Shandong Province Patentee after: Shandong Inspur Scientific Research Institute Co.,Ltd. Address before: 1036 Gaoxin Langchao Road, Jinan City, Shandong Province Patentee before: INSPUR GROUP Co.,Ltd. |
|
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20241014 Address after: 2324, Building 1, Aosheng Building, No. 1166 Xinluo Street, High tech Zone, Jinan City, Shandong Province, 250000 Patentee after: Inspur Computer Technology Co.,Ltd. Country or region after: China Address before: 250000 building S02, No. 1036, Langchao Road, high tech Zone, Jinan City, Shandong Province Patentee before: Shandong Inspur Scientific Research Institute Co.,Ltd. Country or region before: China |