[go: up one dir, main page]

CN111191407B - Simulation automation method - Google Patents

Simulation automation method Download PDF

Info

Publication number
CN111191407B
CN111191407B CN201911001390.3A CN201911001390A CN111191407B CN 111191407 B CN111191407 B CN 111191407B CN 201911001390 A CN201911001390 A CN 201911001390A CN 111191407 B CN111191407 B CN 111191407B
Authority
CN
China
Prior art keywords
parameters
simulation
layout
stacking
simulation software
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201911001390.3A
Other languages
Chinese (zh)
Other versions
CN111191407A (en
Inventor
廖德裕
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Pegatron Corp
Original Assignee
Pegatron Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Pegatron Corp filed Critical Pegatron Corp
Publication of CN111191407A publication Critical patent/CN111191407A/en
Application granted granted Critical
Publication of CN111191407B publication Critical patent/CN111191407B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

一种模拟自动化方法,用于布局设计图。模拟自动化方法包括:通过语法转换模块自印刷电路板的叠构表与布局设计图获得多个参数;通过语法转换模块将每一参数转换为符合模拟软件可识别的自动化语法;以及将转换后的自动化语法套入模拟软件中,据以通过模拟软件来进行模拟。

Figure 201911001390

A simulated automation method for laying out blueprints. The simulation automation method includes: obtaining a plurality of parameters from the stackup table and the layout design diagram of the printed circuit board through the syntax conversion module; converting each parameter into an automatic syntax that conforms to the simulation software recognizable through the syntax conversion module; and converting the converted The automation syntax is embedded in the simulation software, and the simulation is performed by the simulation software.

Figure 201911001390

Description

模拟自动化方法Simulate an automated method

技术领域technical field

本发明涉及一种信号模拟方法,且特别涉及一种模拟自动化方法。The invention relates to a signal simulation method, and in particular to a simulation automation method.

背景技术Background technique

印刷电路板经常使用于电子产品,而信号模拟则是电子产品开发用来排错、验证的工具之一。一般而言,当工程师欲使用模拟软件分析该类电子产品的信号品质时,需要由工程师手动设定印刷电路板的各层厚度、材料特性、金属蚀刻角度等参数,并且手动设定导通孔的材料、孔壁电镀厚度等参数。Printed circuit boards are often used in electronic products, and signal simulation is one of the tools used for troubleshooting and verification in electronic product development. Generally speaking, when an engineer wants to use simulation software to analyze the signal quality of this type of electronic product, the engineer needs to manually set the parameters such as the thickness of each layer of the printed circuit board, material properties, metal etching angle, and manually set the via hole The material, the thickness of the hole wall plating and other parameters.

由于信号模拟的时间长,需要由具有模拟经验的信号模拟工程师进行操作。然而,由于模拟软件的许可(license)个数有限,因此倘若操作时间过长便会延迟下一个模拟的时间。故,倘若能缩短操作设定的时间,便能提高模拟软件的使用效率,并且缩短模拟时间。Since the signal simulation takes a long time, it needs to be operated by a signal simulation engineer with simulation experience. However, since the number of licenses of the simulation software is limited, if the operation time is too long, the time of the next simulation will be delayed. Therefore, if the operation setting time can be shortened, the use efficiency of the simulation software can be improved and the simulation time can be shortened.

发明内容Contents of the invention

本发明提供一种模拟自动化方法,可有效降低产品开发时所需的信号模拟时间。The invention provides a simulation automation method, which can effectively reduce the signal simulation time required for product development.

本发明的模拟自动化方法,用于电脑可执行的模拟软件,模拟自动化方法包括:通过语法转换模块自印刷电路板的叠构表与布局设计图获得多个参数;通过语法转换模块将每一参数转换为符合模拟软件可识别的自动化语法;以及将转换后的该自动化语法套入至模拟软件,据以通过模拟软件来进行模拟。The simulation automation method of the present invention is used for computer-executable simulation software. The simulation automation method includes: obtaining multiple parameters from the stacking table and layout design diagram of the printed circuit board through the syntax conversion module; Converting to an automatic grammar recognizable by the simulation software; and embedding the converted automatic grammar into the simulation software, so as to perform simulation by the simulation software.

在本发明的一实施例中,所述模拟自动化方法,还包括:通过布局图读取模块读取布局设计图,并将自布局设计图所获得的参数输入至语法转换模块。In an embodiment of the present invention, the simulation automation method further includes: reading the layout design drawing by the layout drawing reading module, and inputting the parameters obtained from the layout design drawing to the syntax conversion module.

在本发明的一实施例中,所述参数包含多个堆叠参数以及多个布局参数。通过语法转换模块自叠构表与布局设计图获得所述参数的步骤包括:自叠构表获得所述堆叠参数;以及自布局设计图获得所述布局参数。In an embodiment of the invention, the parameters include a plurality of stacking parameters and a plurality of layout parameters. The step of obtaining the parameters from the stack table and the layout design diagram through the syntax conversion module includes: obtaining the stacking parameters from the stack table; and obtaining the layout parameters from the layout design diagram.

在本发明的一实施例中,所述堆叠参数至少包括:电路板层数、电路板种类、每一介电层的厚度、每一介电层的介电常数、每一介电层的散逸因数以及每一金属层的厚度。所述布局参数至少包括多个层名称、多个导通孔名称以及多个导通孔种类。In an embodiment of the present invention, the stacking parameters at least include: the number of layers of the circuit board, the type of the circuit board, the thickness of each dielectric layer, the dielectric constant of each dielectric layer, and the dissipation factor of each dielectric layer. factor and the thickness of each metal layer. The layout parameters at least include multiple layer names, multiple via hole names, and multiple via hole types.

在本发明的一实施例中,通过语法转换模块自叠构表与布局设计图获得所述参数的步骤还包括:根据叠构表所记载的堆叠关系,计算多个金属层各自的介电常数、散逸因数以及蚀刻角度。In an embodiment of the present invention, the step of obtaining the parameters from the stack table and the layout design diagram through the syntax conversion module further includes: calculating the respective dielectric constants of multiple metal layers according to the stacking relationship recorded in the stack table , dissipation factor, and etch angle.

在本发明的一实施例中,所述模拟自动化方法,还包括:通过语法转换模块转换所述厚度的单位以符合模拟软件的格式。In an embodiment of the present invention, the simulation automation method further includes: using a syntax conversion module to convert the unit of the thickness to conform to the format of the simulation software.

在本发明的一实施例中,通过语法转换模块将每一参数转换为符合模拟软件可识别的自动化语法的步骤包括:搭配所述层名称转换所述堆叠参数为符合模拟软件可识别的自动化语法。In an embodiment of the present invention, the step of converting each parameter into an automation syntax that conforms to the simulation software through the syntax conversion module includes: converting the stacking parameters into conforming to the automation syntax that the simulation software recognizes with the layer name .

在本发明的一实施例中,所述模拟自动化方法,还包括:语法转换模块依据所述导通孔名称以及所述导通孔种类来设定多个导通孔参数。In an embodiment of the present invention, the simulation automation method further includes: a syntax conversion module setting a plurality of via hole parameters according to the via hole name and the via hole type.

基于上述,本发明提出叠构设定自动化的解决方案,期望能解决解决叠构设定需要人工设定的问题,并且为信号模拟全自动化奠定基础。Based on the above, the present invention proposes an automatic solution for stack setting, hoping to solve the problem that manual setting is required for stack setting, and lay the foundation for fully automatic signal simulation.

为让本发明的上述特征和优点能更明显易懂,下文特举实施例,并配合说明书附图作详细说明如下。In order to make the above-mentioned features and advantages of the present invention more comprehensible, the following specific embodiments are described in detail with reference to the accompanying drawings.

附图说明Description of drawings

图1是依照本发明一实施例的系统架构图。FIG. 1 is a system architecture diagram according to an embodiment of the present invention.

图2是依照本发明一实施例的模拟自动化方法的流程图。Fig. 2 is a flowchart of a simulation automation method according to an embodiment of the present invention.

图3A~图3F是依照本发明一实施例的自动化语法的部分程序码的示意图。3A-3F are schematic diagrams of partial program codes of the automation syntax according to an embodiment of the present invention.

附图标记说明:Explanation of reference signs:

110:叠构表110: Overlap table

120:布局图设计图120: Layout design drawing

130:语法转换模块130: Syntax Transformation Module

140:布局图读取模块140: Layout drawing reading module

150:模拟软件150: Simulation software

310~360:程序码310~360: program code

S205~S215:模拟自动化方法的各步骤S205~S215: Simulate each step of the automation method

具体实施方式Detailed ways

图1是依照本发明一实施例的系统架构图。请参照图1,实现模拟自动化方法的系统架构包括叠构表(stackup table)110、布局设计图(board file)120、语法转换模块130、布局图读取模块140以及模拟软件150。FIG. 1 is a system architecture diagram according to an embodiment of the present invention. Referring to FIG. 1 , the system architecture for implementing the simulation automation method includes a stackup table 110 , a board file 120 , a syntax conversion module 130 , a layout reading module 140 and a simulation software 150 .

本实施例是利用具有运算能力的电子装置来执行。所述电子装置包括处理器、存储装置等设备。在存储装置中存储有多个模块,处理器驱动这些模块来实现模拟自动化方法。This embodiment is implemented by using an electronic device with computing capability. The electronic device includes processors, storage devices and other equipment. A plurality of modules are stored in the memory device, and the processor drives the modules to implement the simulation automation method.

所述处理器可采用中央处理单元(Central Processing Unit,CPU)、图像处理单元(Graphic Processing Unit,GPU)、物理处理单元(Physics Processing Unit,PPU)、可程序化的微处理器(Microprocessor)、嵌入式控制芯片、数字信号处理器(Digital SignalProcessor,DSP)、特殊应用集成电路(Application Specific Integrated Circuits,ASIC)或其他类似装置等来实现。所述存储设备是任意形式的固定式或可移动式随机存取存储器(Random Access Memory,RAM)、只读存储器(Read-Only Memory,ROM)、快闪存储器(Flash memory)、安全数字卡(Secure Digital Memory Card,SD)、硬盘或其他类似装置或这些装置的组合。The processor can be a central processing unit (Central Processing Unit, CPU), an image processing unit (Graphic Processing Unit, GPU), a physical processing unit (Physics Processing Unit, PPU), a programmable microprocessor (Microprocessor), Embedded control chip, digital signal processor (Digital Signal Processor, DSP), application specific integrated circuit (Application Specific Integrated Circuits, ASIC) or other similar devices. The storage device is any form of fixed or removable random access memory (Random Access Memory, RAM), read-only memory (Read-Only Memory, ROM), flash memory (Flash memory), secure digital card ( Secure Digital Memory Card, SD), hard disk or other similar devices or a combination of these devices.

叠构表110是基于布局设计图120与模拟软件150之间的差异而设计。叠构表110中记载了印刷电路板的堆叠参数。堆叠参数至少包括:电路板层数、电路板种类、多个介电层各自的厚度、各介电层的介电常数(Dielectric Constant,DK)、各介电层的散逸因数(Dissipation Factor,DF)以及多个金属层各自的厚度。The stackup table 110 is designed based on the difference between the layout design diagram 120 and the simulation software 150 . The stacking table 110 describes stacking parameters of printed circuit boards. The stacking parameters at least include: the number of layers of the circuit board, the type of the circuit board, the respective thicknesses of multiple dielectric layers, the dielectric constant (Dielectric Constant, DK) of each dielectric layer, and the dissipation factor (Dissipation Factor, DF) of each dielectric layer. ) and the respective thicknesses of multiple metal layers.

本实施例中以一般常用的文件格式来设计叠构表110,因此可不限定于由信号模拟工程师来填写堆叠参数,而能够方便一般工程师来填写堆叠参数。例如,以Excel等电子试算表来设计叠构表110。据此,一般的使用者可以于叠构表110中输入印刷电路板的堆叠参数。由使用者将原先在模拟软件150中需要手动设定的堆叠参数填写于叠构表110中。在此,部分的堆叠参数可以利用叠构表110内的功能自动计算,或者由外部程序来计算。In this embodiment, the stacking table 110 is designed in a commonly used file format, so it is not limited to the signal simulation engineer to fill in the stacking parameters, but it is convenient for general engineers to fill in the stacking parameters. For example, the overlay table 110 is designed with an electronic spreadsheet such as Excel. Accordingly, general users can input the stacking parameters of the printed circuit boards in the stacking table 110 . The user fills in the stacking table 110 with the stacking parameters that need to be manually set in the simulation software 150 . Here, some of the stacking parameters can be automatically calculated using the functions in the stack table 110, or calculated by an external program.

布局设计图120记载多个布局参数。这些布局参数至少包括多个层名称、多个导通孔名称以及多个导通孔种类。布局图读取模块140可读取布局设计图120的信息,比对层数信息是否正确,并读取各层名称。The layout design drawing 120 describes a plurality of layout parameters. These layout parameters at least include a plurality of layer names, a plurality of via hole names and a plurality of via hole types. The layout drawing reading module 140 can read the information of the layout design drawing 120, check whether the layer number information is correct, and read the names of each layer.

图2是依照本发明一实施例的模拟自动化方法的流程图。请参照图1及图2,在步骤S205中,通过语法转换模块130自叠构表110与布局设计图120获得多个参数。在此,所述参数包含多个堆叠参数以及多个布局参数。通过布局图读取模块140读取布局设计图120,并将自布局设计图120所获得的布局参数输入至语法转换模块130。Fig. 2 is a flowchart of a simulation automation method according to an embodiment of the present invention. Please refer to FIG. 1 and FIG. 2 , in step S205 , a plurality of parameters are obtained from the stack table 110 and the layout design diagram 120 through the syntax conversion module 130 . Here, the parameters include multiple stacking parameters and multiple layout parameters. The layout design drawing 120 is read by the layout drawing reading module 140 , and the layout parameters obtained from the layout design drawing 120 are input to the syntax conversion module 130 .

在步骤S210中,通过语法转换模块130将每一个参数转换为符合模拟软件150可识别的自动化语法。之后,在步骤S215中,将转换后的自动化语法套入至模拟软件150中,据以通过模拟软件150来进行模拟。In step S210 , each parameter is converted into an automatic grammar recognizable by the simulation software 150 through the grammar conversion module 130 . Afterwards, in step S215 , the converted automation grammar is embedded into the simulation software 150 , so that the simulation is performed by the simulation software 150 .

具体而言,语法转换模块130中包括模拟软件所支援的自动化语法的对应关系。语法转换模块130在读取叠构表110内的堆叠参数并且自布局图读取模块140获得多个布局参数之后,通过所述对应关系,将所述参数(堆叠参数以及布局参数)转化成模拟软件150的自动化语法,以将转换后的自动化语法套入至模拟软件150中来自动设定各项参数。Specifically, the syntax conversion module 130 includes the corresponding relationship of the automation syntax supported by the simulation software. After the syntax conversion module 130 reads the stacking parameters in the stacking table 110 and obtains a plurality of layout parameters from the layout drawing reading module 140, it converts the parameters (stacking parameters and layout parameters) into analog The automation syntax of the software 150 is to insert the converted automation syntax into the simulation software 150 to automatically set various parameters.

举例来说,叠构表110提供了使用者界面供使用者来选取或直接输入适合的电路板层数。并且,叠构表110的使用者界面还进一步提供了多个电路板种类(例如Type 1~Type 4)供使用者选择。之后,叠构表110可基于所选择的电路板层数以及电路板种类自动产生具有各层名称以及种类的表格,以供使用者开始填入各层(包括介电层与金属层)的厚度、介电层的介电常数、介电层的散逸因数等其他堆叠参数。For example, the stackup table 110 provides a user interface for the user to select or directly input the appropriate number of layers of the circuit board. Moreover, the user interface of the stackup table 110 further provides a plurality of types of circuit boards (such as Type 1-Type 4) for the user to choose. Afterwards, the stackup table 110 can automatically generate a table with the names and types of each layer based on the selected number of layers of the circuit board and the type of the circuit board, so that the user can start to fill in the thickness of each layer (including the dielectric layer and the metal layer) , the dielectric constant of the dielectric layer, the dissipation factor of the dielectric layer, and other stack parameters.

底下以电路板层数为4层且电路板种类为Type 3的印刷电路板的模拟来进行说明。In the following, the simulation of a printed circuit board with 4 layers and a type 3 circuit board is used for illustration.

表1Table 1

Figure BDA0002241433740000051
Figure BDA0002241433740000051

在本实施例中,假设叠构表110记载了电路板层数为4,电路板种类为Type 3,并且记载如表1所示的各层厚度、介电常数(DK)、散逸因数(DF)等堆叠参数。In this embodiment, it is assumed that the stackup table 110 records that the number of layers of the circuit board is 4, the type of the circuit board is Type 3, and records the thickness of each layer, the dielectric constant (DK), and the dissipation factor (DF) as shown in Table 1. ) and other stacking parameters.

在选择了电路板层数(4层)以及电路板种类(Type 3)之后,参照表1,叠构表110便基于所选择的电路板层数以及电路板种类而自动产生层名称以及种类两个栏位的内容。在层名称的栏位中,L1~L4为金属层,“Solder Mask1”、“Solder Mask 2”与“Medium 1”~“Medium 3”为介质层。在种类的栏位中,“DIELECTRIC”代表介质,而“CONDUCTOR”代表导体。而厚度、介电常数、散逸因数这三个栏位的内容则是由使用者输入。After selecting the number of circuit board layers (4 layers) and the type of circuit board (Type 3), referring to Table 1, the stackup table 110 automatically generates layer names and types based on the selected number of circuit board layers and the type of circuit board. the content of the field. In the layer name column, L1-L4 are metal layers, and "Solder Mask1", "Solder Mask 2" and "Medium 1"-"Medium 3" are medium layers. In the category column, "DIELECTRIC" stands for dielectric, and "CONDUCTOR" stands for conductor. The contents of the three columns of thickness, dielectric constant, and dissipation factor are input by the user.

一般在输入各层的参数时,不会输入金属层L1~L4的介质的介电常数以及散逸因数。在此,可由叠构表110或外部软件利用已知的堆叠参数,来自动计算出其他堆叠参数。例如,根据叠构表110所记载的堆叠关系,计算多个金属层L1~L4各自的介质的介电常数、散逸因数以及蚀刻角度。Generally, when inputting the parameters of each layer, the dielectric constant and dissipation factor of the medium of the metal layers L1-L4 are not inputted. Here, other stacking parameters can be automatically calculated by the stacking table 110 or external software using known stacking parameters. For example, according to the stacking relationship recorded in the stacking table 110 , the dielectric constants, dissipation factors, and etching angles of the respective media of the plurality of metal layers L1 - L4 are calculated.

底下举例来说明金属层L1~L4各自的介质的介电常数、散逸因数以及蚀刻角度的计算公式。The calculation formulas of dielectric constants, dissipation factors and etching angles of the respective media of the metal layers L1 - L4 are illustrated below with examples.

在印刷电路板为对称堆叠,层数为N(N为2的倍数)且电路板种类为Type 3的情况下,假设蚀刻角度为75度或105度,则金属层第i层(1≤i≤N)的蚀刻角度A(i)的判断公式为如下所示:In the case that the printed circuit board is stacked symmetrically, the number of layers is N (N is a multiple of 2), and the type of the circuit board is Type 3, assuming that the etching angle is 75 degrees or 105 degrees, the i-th layer of the metal layer (1≤i ≤N) The judgment formula of the etching angle A(i) is as follows:

A(i)=75,i≤1;A(i)=75, i≤1;

A(i)=75,1<i<N&mod(N/2-i,2)=0;A(i)=75, 1<i<N&mod(N/2-i,2)=0;

A(i)=105,1<i<N&mod(N/2-i,2)=1;A(i)=105, 1<i<N&mod(N/2-i,2)=1;

A(i)=105,i≥N。A(i)=105, i≥N.

在印刷电路板为对称堆叠,层数为N(N为2的倍数)且电路板种类为Type 3的情况下,以DK(i-0.5)及DF(i-0.5)分别代表金属层第i-1层到第i层(1≤i≤N)之间的介质层的介电常数及散逸因数;以DK(i+0.5)及DF(i+0.5)分别代表金属层第i层到第i+1层的介质层的介电常数及散逸因数,以DK(i)及DF(i)分别表示金属层第i层的介电常数及散逸因数,其判断公式为如下所示:In the case that the printed circuit board is stacked symmetrically, the number of layers is N (N is a multiple of 2), and the type of the circuit board is Type 3, DK (i-0.5) and DF (i-0.5) represent the metal layer i -The dielectric constant and dissipation factor of the dielectric layer between the 1st layer and the i-th layer (1≤i≤N); DK(i+0.5) and DF(i+0.5) respectively represent the i-th layer to the metal layer The dielectric constant and dissipation factor of the dielectric layer of the i+1 layer are respectively represented by DK(i) and DF(i) as the dielectric constant and dissipation factor of the i-th layer of the metal layer, and the judgment formula is as follows:

DK(i)=DK(i-0.5),i≤1;DK(i)=DK(i-0.5), i≤1;

DF(i)=DF(i-0.5),i≤1;DF(i)=DF(i-0.5), i≤1;

DK(i)=DK(i-0.5),1<i<N&mod(N/2-i,2)=0;DK(i)=DK(i-0.5), 1<i<N&mod(N/2-i,2)=0;

DF(i)=DF(i-0.5),1<i<N&mod(N/2-i,2)=0;DF(i)=DF(i-0.5), 1<i<N&mod(N/2-i,2)=0;

DK(i)=DK(i+0.5),1<i<N&mod(N/2-i,2)=1;DK(i)=DK(i+0.5), 1<i<N&mod(N/2-i,2)=1;

DF(i)=DF(i+0.5),1<i<N&mod(N/2-i,2)=1;DF(i)=DF(i+0.5), 1<i<N&mod(N/2-i,2)=1;

DK(i)=DK(i+0.5),i≥N;DK(i)=DK(i+0.5), i≥N;

DF(i)=DF(i+0.5),i≥N。DF(i)=DF(i+0.5), i≧N.

在印刷电路板为对称堆叠,层数为N(N为2的倍数)、电路板种类为Type 4且为m-n-m的堆叠方式(例如1-n-1)的情况下,假设金属层的蚀刻角度为75度或105度,则金属层第i层(1≤i≤N)的蚀刻角度A(i)的判断公式为如下所示:In the case that the printed circuit board is stacked symmetrically, the number of layers is N (N is a multiple of 2), the type of circuit board is Type 4, and the stacking method is m-n-m (for example, 1-n-1), assuming the etching angle of the metal layer is 75 degrees or 105 degrees, then the judgment formula of the etching angle A(i) of the i-th layer of the metal layer (1≤i≤N) is as follows:

A(i)=75,i≤(1+m);A(i)=75, i≤(1+m);

A(i)=75,(1+m)<i<(N-m)&mod(N/2-i,2)=0;A(i)=75, (1+m)<i<(N-m)&mod(N/2-i,2)=0;

A(i)=105,(1+m)<i<(N-m)&mod(N/2-i,2)=1;A(i)=105, (1+m)<i<(N-m)&mod(N/2-i,2)=1;

A(i)=105,i≥(N-m)。A(i)=105, i≥(N-m).

同上,金属层第i层的介电常数DK(i)、散逸因数DF(i)的判断公式为如下所示:As above, the judgment formulas of the dielectric constant DK(i) and the dissipation factor DF(i) of the i-th layer of the metal layer are as follows:

DK(i)=DK(i-0.5),i≤(1+m);DK(i)=DK(i-0.5), i≤(1+m);

DF(i)=DF(i-0.5),i≤(1+m);DF(i)=DF(i-0.5), i≤(1+m);

DK(i)=DK(i-0.5),(1+m)<i<(N-m)&mod(N/2-i,2)=0;DK(i)=DK(i-0.5), (1+m)<i<(N-m)&mod(N/2-i,2)=0;

DF(i)=DF(i-0.5),(1+m)<i<(N-m)&mod(N/2-i,2)=0;DF(i)=DF(i-0.5), (1+m)<i<(N-m)&mod(N/2-i,2)=0;

DK(i)=DK(i+0.5),(1+m)<i<(N-m)&mod(N/2-i,2)=1;DK(i)=DK(i+0.5), (1+m)<i<(N-m)&mod(N/2-i,2)=1;

DF(i)=DF(i+0.5),(1+m)<i<(N-m)&mod(N/2-i,2)=1;DF(i)=DF(i+0.5), (1+m)<i<(N-m)&mod(N/2-i,2)=1;

DK(i)=DK(i+0.5),i≥(N-m);DK(i)=DK(i+0.5), i≥(N-m);

DF(i)=DF(i+0.5),i≥(N-m)。DF(i)=DF(i+0.5), i≥(N-m).

在印刷电路板为对称堆叠,层数为N(N为2的倍数)且任意电路板种类的情况下,假设金属蚀刻角度为75度或105度,则金属层第i层(1≤i≤N)的蚀刻角度A(i)的判断公式为如下所示:In the case that the printed circuit board is stacked symmetrically, the number of layers is N (N is a multiple of 2) and any type of circuit board, assuming that the metal etching angle is 75 degrees or 105 degrees, the i-th layer of the metal layer (1≤i≤ The judgment formula of the etching angle A(i) of N) is as follows:

A(i)=75,i≤(N/2);A(i)=75, i≤(N/2);

A(i)=105,i≥(N/2+1)。A(i)=105, i≥(N/2+1).

同上,金属层第i层的介电常数DK(i)、散逸因数DF(i)的判断公式为如下所示:As above, the judgment formulas of the dielectric constant DK(i) and the dissipation factor DF(i) of the i-th layer of the metal layer are as follows:

DK(i)=DK(i-0.5),i≤(N/2);DK(i)=DK(i-0.5), i≤(N/2);

DF(i)=DF(i-0.5),i≤(N/2);DF(i)=DF(i-0.5), i≤(N/2);

DK(i)=DK(i+0.5),i≥(N/2+1);DK(i)=DK(i+0.5), i≥(N/2+1);

DF(i)=DF(i+0.5),i≥(N/2+1)。DF(i)=DF(i+0.5), i≧(N/2+1).

以表1为例,通过公式可计算出如表2所示的L1~L4这4个金属层的介电常数、散逸因数以及蚀刻角度。以表1而言,L1~L4分别表示金属层第1层~第4层。而表2的材料栏位例如可由叠构表110依据电路板种类来自动产生。Taking Table 1 as an example, the dielectric constants, dissipation factors, and etching angles of the four metal layers L1-L4 shown in Table 2 can be calculated through formulas. Referring to Table 1, L1 to L4 represent the first to fourth layers of the metal layer, respectively. For example, the material column in Table 2 can be automatically generated by the stackup table 110 according to the type of circuit board.

表2Table 2

Figure BDA0002241433740000081
Figure BDA0002241433740000081

布局设计图120的各层名称与模拟软件150经过转档之后的布局设计图的各层名称有一定的对应关系,但并非完全一致。为了能够在模拟软件150中进行各项参数的自动化设定,故,语法转换模块130必须先了解此对应关系,据此,即可通过读取布局设计图读取模块140所提供的各层名称,转化为模拟软件150中实际设定的名称,并且搭配各层的参数以及自动化语法的对应关系,即可进行各层的自动化参数设定。The names of each layer of the layout design diagram 120 have a certain corresponding relationship with the names of each layer of the layout design diagram converted by the simulation software 150 , but they are not completely consistent. In order to be able to automatically set various parameters in the simulation software 150, the syntax conversion module 130 must first understand the corresponding relationship, and accordingly, the layer names provided by the layout design drawing reading module 140 can be read. , which is converted into the name actually set in the simulation software 150 , and with the corresponding relationship between the parameters of each layer and the automation syntax, the automatic parameter setting of each layer can be performed.

图3A~图3F是依照本发明一实施例的自动化语法的部分程序码的示意图。本实施例仅是其中一种实施方式,并不以此为限。程序码310用来设定各层的层名称。于符号“$”之后所接的名称为层名称。金属层的层名称“TOP”、“VCC”、“IN1”以及“BOTTOM”是由语法转换模块130自布局设计图120中所获得,而介质层的层名称“medium40”、“medium42”、“medium44”、“medium46”、“medium48”则是由模拟软件150自动产生的名称。在此,金属层“TOP”、“VCC”、“IN1”以及“BOTTOM”分别对应至表2的L1~L4,介质层“medium40”、“medium42”、“medium44”、“medium46”、“medium48”分别对应至表2的“Solder Mask 1”、“Medium 1”~“Medium 3”、“Solder Mask 2”。3A-3F are schematic diagrams of partial program codes of the automation syntax according to an embodiment of the present invention. This embodiment is only one implementation manner, and is not limited thereto. The program code 310 is used to set the layer name of each layer. The name attached after the symbol "$" is the layer name. The layer names "TOP", "VCC", "IN1" and "BOTTOM" of the metal layer are obtained from the layout design drawing 120 by the syntax conversion module 130, while the layer names of the medium layer "medium40", "medium42", " medium44", "medium46", and "medium48" are names automatically generated by the simulation software 150 . Here, the metal layers "TOP", "VCC", "IN1" and "BOTTOM" respectively correspond to L1-L4 in Table 2, and the dielectric layers "medium40", "medium42", "medium44", "medium46", "medium48" " respectively correspond to "Solder Mask 1", "Medium 1" ~ "Medium 3", and "Solder Mask 2" in Table 2.

程序码320用来设定各层的介电常数(DK)及散逸因数(DF)。以程序码320的第1行为例,其用以设定介质层“medium40”的介电常数为4.5,而散逸因数为0.017。其他亦以此类推。The program code 320 is used to set the dielectric constant (DK) and dissipation factor (DF) of each layer. Taking the first line of the program code 320 as an example, it is used to set the dielectric constant of the medium layer "medium40" to be 4.5, and the dissipation factor to be 0.017. And so on for others.

程序码330用来设定金属层的材料。在本实施例中,模拟软件150直接将金属层“TOP”、“VCC”、“IN1”以及“BOTTOM”的材料设定为铜(copper),然,在此仅为举例说明,可视需求来变更金属层的材料。The program code 330 is used to set the material of the metal layer. In this embodiment, the simulation software 150 directly sets the material of the metal layers "TOP", "VCC", "IN1" and "BOTTOM" as copper (copper). to change the material of the metal layer.

程序码340用来设定各层的厚度。在此,假设模拟软件150所使用的厚度单位为米。而由于在叠构表110(如表1所示)中所使用的厚度单位为密耳(mil),因此可通过语法转换模块130转换厚度的单位以符合模拟软件150的格式。即,可利用下述换算式来进行单位转换:h密耳=(h*2.54*10-5)米。Program code 340 is used to set the thickness of each layer. Here, it is assumed that the thickness unit used by the simulation software 150 is meter. Since the thickness unit used in the stack table 110 (as shown in Table 1) is mil, the syntax conversion module 130 can be used to convert the thickness unit to conform to the format of the simulation software 150 . That is, the following conversion formula can be used for unit conversion: h mil=(h*2.54*10 −5 ) meter.

程序码350用来设定金属层“TOP”、“VCC”、“IN1”以及“BOTTOM”的蚀刻角度。在此,蚀刻角度75、105仅为其中一种实施范例,在其他实施例中亦可以将蚀刻角度设定为70、110或其他角度。The program code 350 is used to set the etching angles of the metal layers “TOP”, “VCC”, “IN1” and “BOTTOM”. Here, the etching angles 75 and 105 are only one implementation example, and the etching angles can also be set to 70, 110 or other angles in other embodiments.

程序码360用来设定导通孔的相关信息。从布局设计图120中可以取得导通孔名称(例如“VIA20D10A28”),也可以取得导通孔种类(例如THOUGH),也会取得导通孔导通与否的信息。而模拟软件150会依照这些信息来设定导通孔的材料以及导通孔的镀金属厚度。The program code 360 is used to set the relevant information of the via hole. From the layout design drawing 120 , the name of the via hole (such as “VIA20D10A28”), the type of the via hole (such as THOUGH), and the information of whether the via hole is connected or not can be obtained. The simulation software 150 will set the material of the via hole and the metallization thickness of the via hole according to the information.

本实施例利用布局图读取模块140来读取布局设计图120的信息,并且利用语法转换模块130读取叠构表110以及布局设计图120中的信息,依照对应关系转化成模拟软件150的自动化程序,以在模拟软件150中自动设定叠构以及导通孔的各项参数。In this embodiment, the layout drawing reading module 140 is used to read the information of the layout design drawing 120, and the syntax conversion module 130 is used to read the information in the stacking table 110 and the layout design drawing 120, and convert it into the information of the simulation software 150 according to the corresponding relationship. An automation program is used to automatically set various parameters of the stack structure and via holes in the simulation software 150 .

综上所述,本发明可以有效降低在产品开发时所需的信号模拟时间,也可以避免模拟软件厂商或芯片厂商推出一些工具简化竞争对手的模拟流程。To sum up, the present invention can effectively reduce the signal simulation time required for product development, and can also prevent simulation software manufacturers or chip manufacturers from launching some tools to simplify the simulation process of competitors.

虽然本发明已以实施例公开如上,然其并非用以限定本发明,任何所属技术领域中技术人员,在不脱离本发明的构思和范围内,当可作些许的变动与润饰,故本发明的保护范围当视权利要求所界定者为准。Although the present invention has been disclosed as above with the embodiments, it is not intended to limit the present invention. Anyone skilled in the art can make some changes and modifications without departing from the concept and scope of the present invention. Therefore, the present invention The scope of protection shall prevail as defined by the claims.

Claims (6)

1. A simulation automation method for a simulation software executable by a computer, the simulation automation method comprising:
obtaining a plurality of parameters from an overlay table and a layout design drawing of a printed circuit board through a syntax conversion module, wherein the plurality of parameters comprise a plurality of stacking parameters and a plurality of layout parameters, and the step of obtaining the plurality of parameters from the overlay table and the layout design drawing through the syntax conversion module comprises:
obtaining the stacking parameters from the stacking table;
obtaining the layout parameters from the layout design drawing; and
calculating the dielectric constant, dissipation factor and etching angle of each of the plurality of metal layers according to the stacking relationship recorded in the stacking table;
converting each of the plurality of parameters into an automatic grammar which can be identified by the simulation software through the grammar conversion module; and
and sleeving the converted automatic grammar into the simulation software so as to perform simulation through the simulation software.
2. The simulation automation method of claim 1 further comprising:
reading the layout by a layout reading module, and inputting the parameters obtained from the layout to the grammar conversion module.
3. A simulation automation method according to claim 1,
the plurality of stacking parameters includes at least: a number of circuit board layers, a type of circuit board, a thickness of each of the plurality of dielectric layers, a dielectric constant of each of the plurality of dielectric layers, a dissipation factor of each of the plurality of dielectric layers, and a thickness of each of the plurality of metal layers;
the layout parameters at least include layer names, via hole names and via hole types.
4. The simulation automation method of claim 3 further comprising:
converting the units of the plurality of thicknesses by the syntax conversion module to conform to a format of the simulation software.
5. The simulation automation method of claim 3 wherein the step of converting each of the plurality of parameters into an automation grammar conforming to the recognition of the simulation software by the grammar conversion module comprises:
matching the layer names to convert the stacking parameters into automatic grammars which can be identified by the simulation software.
6. The simulation automation method of claim 3 further comprising:
the syntax transformation module sets a plurality of via parameters according to the plurality of via names and the plurality of via types.
CN201911001390.3A 2018-10-29 2019-10-21 Simulation automation method Active CN111191407B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW107138208 2018-10-29
TW107138208A TWI760574B (en) 2018-10-29 2018-10-29 Simulation automation method

Publications (2)

Publication Number Publication Date
CN111191407A CN111191407A (en) 2020-05-22
CN111191407B true CN111191407B (en) 2023-03-28

Family

ID=70709113

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201911001390.3A Active CN111191407B (en) 2018-10-29 2019-10-21 Simulation automation method

Country Status (2)

Country Link
CN (1) CN111191407B (en)
TW (1) TWI760574B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201106184A (en) * 2009-08-11 2011-02-16 Hon Hai Prec Ind Co Ltd System and method for automatically designing layout of a circuit board
CN103678746A (en) * 2012-09-12 2014-03-26 纬创资通股份有限公司 Circuit design simulation system of printed circuit board and circuit design method thereof
CN106469234A (en) * 2015-08-21 2017-03-01 台湾积体电路制造股份有限公司 Model-based rule table generation

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7441219B2 (en) * 2003-06-24 2008-10-21 National Semiconductor Corporation Method for creating, modifying, and simulating electrical circuits over the internet
TWI528200B (en) * 2012-11-09 2016-04-01 緯創資通股份有限公司 Circuit layout adjusting method
TWI556125B (en) * 2013-09-03 2016-11-01 新思科技股份有限公司 A method and system for generating a layout of a circuit design
CN106385765B (en) * 2016-09-09 2018-09-04 郑州云海信息技术有限公司 A kind of determination method and system of signal wire reference layer
US10678973B2 (en) * 2017-03-15 2020-06-09 Taiwan Semiconductor Manufacturing Co., Ltd. Machine-learning design enablement platform

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201106184A (en) * 2009-08-11 2011-02-16 Hon Hai Prec Ind Co Ltd System and method for automatically designing layout of a circuit board
CN103678746A (en) * 2012-09-12 2014-03-26 纬创资通股份有限公司 Circuit design simulation system of printed circuit board and circuit design method thereof
CN106469234A (en) * 2015-08-21 2017-03-01 台湾积体电路制造股份有限公司 Model-based rule table generation

Also Published As

Publication number Publication date
TWI760574B (en) 2022-04-11
TW202016777A (en) 2020-05-01
CN111191407A (en) 2020-05-22

Similar Documents

Publication Publication Date Title
CN110866402B (en) Named entity identification method and device, storage medium and electronic equipment
JP2019532377A (en) Printed circuit board metal mask manufacturing method and printed circuit board metal mask manufacturing system
CN102169513A (en) Wiring design system and method
US20110154277A1 (en) Method and apparatus for generating substrate layout
CN105844012A (en) Method and device for verification of layout comparison principle diagram of discrete devices
CN112416331A (en) Page adaptation method and device, electronic equipment and computer readable storage medium
US20120331434A1 (en) Computing device and method for checking signal transmission lines
CN108604106A (en) The autoplacement of side channel-aware and wiring
CN111191407B (en) Simulation automation method
CN101908081B (en) Circuit aided design method and system
CN100498808C (en) Printing circuit board element height outputting method and device thereof
CN114692537B (en) FPGA circuit TILE level connection checking method and device, electronic equipment and storage medium
US8255866B2 (en) Computing device and method for checking distances between transmission lines and anti-pads arranged on printed circuit board
US8504977B1 (en) Electronic device and method for generating electrical rule file for circuit board
JP6127674B2 (en) Board design support device, board design support method, and board design support program
CN109858155B (en) Simulation method and related device
US20130304413A1 (en) Computing device and method for testing electromagnetic compatiblity of printed circuit board
CN119203514A (en) A method, device, equipment and medium for extracting information from a packaging substrate
CN104978441A (en) Circuit layout method and circuit layout device
CN115238631B (en) Method and system for adding copper sheet to PCB via hole and related assembly
CN109740267B (en) Method and related device for editing design drawing of CPU (Central processing Unit) in PCB (printed Circuit Board)
CN118013916A (en) Method for constructing PCB package of component, electronic equipment and storage medium
JP2013004066A (en) Circuit generation device
CN117217159B (en) Printed circuit board design method, device, computer equipment and storage medium
TWI854781B (en) Automation drawing management and generation system and method thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant