[go: up one dir, main page]

CN111009474B - Design method for solving production deviation of QFN (quad Flat No lead) packaged parts - Google Patents

Design method for solving production deviation of QFN (quad Flat No lead) packaged parts Download PDF

Info

Publication number
CN111009474B
CN111009474B CN201911110914.2A CN201911110914A CN111009474B CN 111009474 B CN111009474 B CN 111009474B CN 201911110914 A CN201911110914 A CN 201911110914A CN 111009474 B CN111009474 B CN 111009474B
Authority
CN
China
Prior art keywords
pin
qfn
design method
vertical
welding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201911110914.2A
Other languages
Chinese (zh)
Other versions
CN111009474A (en
Inventor
于浩
刘进锁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou Metabrain Intelligent Technology Co Ltd
Original Assignee
Suzhou Inspur Intelligent Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou Inspur Intelligent Technology Co Ltd filed Critical Suzhou Inspur Intelligent Technology Co Ltd
Priority to CN201911110914.2A priority Critical patent/CN111009474B/en
Publication of CN111009474A publication Critical patent/CN111009474A/en
Application granted granted Critical
Publication of CN111009474B publication Critical patent/CN111009474B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H10W72/50

Landscapes

  • Piezo-Electric Or Mechanical Vibrators, Or Delay Or Filter Circuits (AREA)

Abstract

A design method for solving the deviation of the production of QFN packaged parts relates to the field of servers and comprises the following steps: the pins on the bottom surface of the packaging part extend to two sides to form an epitaxial horizontal pin and a vertical pin is arranged in the vertical direction; a large-area hollow part is arranged inside the extension horizontal pin. And a gap notch is formed in the middle of the vertical pin. A plurality of horizontal notches extending leftwards and rightwards are arranged on two sides of the gap notch. The invention can solve the problem of deviation in the production of QFN packaged parts: for example, the gravity center is easy to be unstable, after welding is completed, the deviation problem occurs, so that the part can not well contact the PCB, after improvement, the part can not deviate during production, meanwhile, the welding area can be increased, the welding quality is improved, the welding reliability is ensured, and the stability and the safety of the product are ensured.

Description

Design method for solving production deviation of QFN (quad Flat No lead) packaged parts
Technical Field
The invention relates to the field of servers, in particular to a design method for solving the problem of production deviation of QFN (quad Flat No lead) packaged parts.
Background
With the increase of the variety of personal electronic consumer products and the development of various data clouds, the application range of servers and personal electronic consumer products is wider and wider. The application quantity of electronic parts in the electronic industry is increased, the frequency of signals is increased, QFN type packaging is adopted more and more, the area of the parts can be reduced if the packaging with the external leakage pins is adopted due to the fact that pins of part of the parts are very many, and the area of the bottom surface pins can be enlarged compared with that of common packaging materials by adopting a bottom surface pin mode, so that the electronic parts have excellent electrical performance.
And some parts, such as crystal oscillators, the whole area of the parts is very small, and the height of the parts cannot be very low, so that the situation of unstable gravity center is easy to occur when the crystal oscillator adopting the packaging is in practical production, and after welding is finished, the problem of deviation occurs, so that the crystal oscillator cannot well contact the PCB.
Disclosure of Invention
Aiming at the problem that the welding of the packaged parts is easy to deviate, the invention provides a design method for solving the production deviation of the parts of the QFN type package, and the problem can be avoided.
The technical scheme adopted by the invention for solving the technical problems is as follows:
a design method for solving the deviation of the production of QFN packaged parts comprises the following steps: the pins on the bottom surface of the packaging part extend to two sides to form an epitaxial horizontal pin and a vertical pin is arranged in the vertical direction; a large-area hollow part is arranged inside the extension horizontal pin.
Furthermore, the extension horizontal pin is of a comb-shaped sawtooth structure.
Furthermore, a gap notch is formed in the middle of the vertical pin.
Furthermore, a plurality of horizontal notches extending leftwards and rightwards are arranged on two sides of the gap notch.
Furthermore, a plurality of oblique notches which are obliquely upwards are arranged on two sides of the gap notch.
Further, the horizontal notches are linearly arranged on the vertical pins.
The invention has the beneficial effects that:
the invention can solve the problem of deviation in the production of QFN packaged parts: for example, the gravity center is easy to be unstable, after welding is completed, the deviation problem occurs, so that the part can not well contact the PCB, after improvement, the part can not deviate during production, meanwhile, the welding area can be increased, the welding quality is improved, the welding reliability is ensured, and the stability and the safety of the product are ensured.
Drawings
FIG. 1 is a schematic structural diagram of a first embodiment;
FIG. 2 is a schematic structural diagram of a second embodiment;
fig. 3 is a schematic diagram of a three-dimensional structure when the epitaxial horizontal pins are connected with the vertical pins.
In the figure: 1 crystal oscillator, 2 epitaxial horizontal pins and 3 vertical pins.
Detailed Description
As shown in fig. 1 to 3, a design method for solving the offset of the part production of QFN package includes the following steps:
1) the pins on the bottom surface of the packaging part extend towards two sides to form an epitaxial horizontal pin and a vertical pin is arranged in the vertical direction. Referring to fig. 1, in the present embodiment, the package component is a crystal oscillator 1, a bottom pin of the crystal oscillator extends to an outer side of the bottom surface of the crystal oscillator to form an epitaxial horizontal pin 2, and a vertical pin 3 is disposed on the epitaxial horizontal pin. Because the extension horizontal pins are added, the whole area of the bottom surface pins of the crystal oscillator is increased, so that the whole crystal oscillator is more stable when being placed on a PCB (printed circuit board), and is not easy to deviate during welding; due to the design of the vertical pins, the side face also has a welding part, so that the welding area of the whole part can be increased.
2) The inside large tracts of land fretwork that is equipped with of extension horizontal pin, in this case embodiment, extension horizontal pin is comb shape sawtooth structure, and is a lot bigger than before because increased extension horizontal pin and leads to the whole pin area of crystal oscillator, if on the pin direct welding of grow PCB board, because fine flow occasionally of tin cream welding adopts big piece integral type pin, can lead to the part to suspend, and the skew very easy has improved this region for solving this problem, adopts comb shape sawtooth structure.
The comb-shaped sawtooth structure is adopted, the reason that large-area hollowing is convenient to weld is not considered, the pin part needs a stable structure, and therefore the comb-shaped structure is adopted, and the structural stability of the pin is kept.
3) The middle part of the vertical pin is provided with a gap, the tin paste tin climbing difficulty needs to be considered because the vertical pin is vertical, and the tin climbing difficulty is reduced due to the design of the gap.
4) Gap breach both sides are equipped with a plurality of breachs that extend to controlling, when guaranteeing the solder paste welding, the solder paste also can extend in the horizontal direction, increases the tin height of climbing of solder paste.
In addition to the technical features described in the specification, the technology is known to those skilled in the art.

Claims (3)

1.一种解决QFN类封装的零件生产偏位的设计方法,其特征在于,其步骤为:封装零件底面引脚往两侧延伸为形成一外延水平引脚并在垂直方向设有一竖直引脚;所述外延水平引脚内部设有大面积镂空;所述外延水平引脚为梳形锯齿状结构;所述竖直引脚中部设有一缝隙缺口;竖直引脚与封装零件侧面焊接;1. a design method that solves the part production offset of QFN class encapsulation, it is characterized in that, its step is: encapsulation part bottom surface pin extends to both sides to form an epitaxial horizontal pin and is provided with a vertical lead in the vertical direction. The interior of the epitaxial horizontal pin is provided with a large-area hollow; the epitaxial horizontal pin is a comb-shaped zigzag structure; a gap is provided in the middle of the vertical pin; the vertical pin is welded to the side of the package part; 所述缝隙缺口两侧设有多个向左右延伸的水平缺口。A plurality of horizontal notches extending left and right are provided on both sides of the gap. 2.根据权利要求1所述的解决QFN类封装的零件生产偏位的设计方法,其特征在于,所述缝隙缺口两侧设有多个斜向上方的斜向缺口。2 . The design method for solving the production deviation of QFN-type packaged parts according to claim 1 , wherein a plurality of obliquely upward slanted notch are provided on both sides of the gap. 3 . 3.根据权利要求1所述的解决QFN类封装的零件生产偏位的设计方法,其特征在于,所述水平缺口在竖直引脚上线性排列。3 . The design method for solving the production offset of QFN-type packaged parts according to claim 1 , wherein the horizontal notches are linearly arranged on the vertical pins. 4 .
CN201911110914.2A 2019-11-15 2019-11-15 Design method for solving production deviation of QFN (quad Flat No lead) packaged parts Active CN111009474B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201911110914.2A CN111009474B (en) 2019-11-15 2019-11-15 Design method for solving production deviation of QFN (quad Flat No lead) packaged parts

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201911110914.2A CN111009474B (en) 2019-11-15 2019-11-15 Design method for solving production deviation of QFN (quad Flat No lead) packaged parts

Publications (2)

Publication Number Publication Date
CN111009474A CN111009474A (en) 2020-04-14
CN111009474B true CN111009474B (en) 2022-02-18

Family

ID=70113328

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201911110914.2A Active CN111009474B (en) 2019-11-15 2019-11-15 Design method for solving production deviation of QFN (quad Flat No lead) packaged parts

Country Status (1)

Country Link
CN (1) CN111009474B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5270492A (en) * 1991-08-26 1993-12-14 Rohm Co., Ltd. Structure of lead terminal of electronic device
US20090091007A1 (en) * 2007-10-05 2009-04-09 Texas Instruments Incorporated Semiconductor Device Having Grooved Leads to Confine Solder Wicking
CN103053081A (en) * 2010-08-02 2013-04-17 矢崎总业株式会社 Fixed metal fitting for components to be mounted to circuit board

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6461041A (en) * 1987-09-01 1989-03-08 Nec Corp Lead frame

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5270492A (en) * 1991-08-26 1993-12-14 Rohm Co., Ltd. Structure of lead terminal of electronic device
US20090091007A1 (en) * 2007-10-05 2009-04-09 Texas Instruments Incorporated Semiconductor Device Having Grooved Leads to Confine Solder Wicking
CN103053081A (en) * 2010-08-02 2013-04-17 矢崎总业株式会社 Fixed metal fitting for components to be mounted to circuit board

Also Published As

Publication number Publication date
CN111009474A (en) 2020-04-14

Similar Documents

Publication Publication Date Title
CN111009474B (en) Design method for solving production deviation of QFN (quad Flat No lead) packaged parts
JP5557636B2 (en) Electronic components
EP3933910B1 (en) Package substrate and forming method therefor, and package structure and forming method therefor
US10201086B2 (en) Electronic device
CN211017027U (en) Improved die head for packaging semiconductor component
CN105140203A (en) Solder ball and manufacturing method therefor, and ball grid array package comprising solder ball
CN107749748B (en) Surface acoustic wave filter chip packaging structure
CN103000599A (en) Flip-chip packaging structure and method for forming the same
CN100438008C (en) High frequency integrated circuit package structure and manufacturing method thereof
JP5276923B2 (en) Crystal oscillator
TW201624822A (en) Packaging structure of filter and manufacture method thereof
CN107742625A (en) A kind of vertical surface mount package structure of element and its process
JP2019186315A (en) Electronic component mounting substrate and electronic device
CN108172521A (en) A kind of process of plastic packaging component and its gap without cavity filling
CN201860300U (en) Substrate and quartz crystal resonator
CN102403241A (en) Double-sided plastic sealing method of LGA
JP5370536B2 (en) Solid electrolytic capacitor
CN212084991U (en) Chip packaging structure capable of controlling thickness of welding material
CN105702635A (en) Semiconductor package
CN101471314A (en) Semiconductor package structure and substrate used by same
CN218103650U (en) Printed circuit board and electronic product
CN108831871A (en) A kind of design method promoting QFN encapsulating parts welding quality
CN102891124B (en) Packaging structure and its manufacturing method
CN223487057U (en) A pad structure
JP2021150518A (en) Semiconductor device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CP03 Change of name, title or address

Address after: Building 9, No.1, guanpu Road, Guoxiang street, Wuzhong Economic Development Zone, Wuzhong District, Suzhou City, Jiangsu Province

Patentee after: Suzhou Yuannao Intelligent Technology Co.,Ltd.

Country or region after: China

Address before: Building 9, No.1, guanpu Road, Guoxiang street, Wuzhong Economic Development Zone, Wuzhong District, Suzhou City, Jiangsu Province

Patentee before: SUZHOU LANGCHAO INTELLIGENT TECHNOLOGY Co.,Ltd.

Country or region before: China

CP03 Change of name, title or address