CN1110067C - Method of making micro silicon component by utilizing liquid phase epitaxial technique - Google Patents
Method of making micro silicon component by utilizing liquid phase epitaxial technique Download PDFInfo
- Publication number
- CN1110067C CN1110067C CN 99127558 CN99127558A CN1110067C CN 1110067 C CN1110067 C CN 1110067C CN 99127558 CN99127558 CN 99127558 CN 99127558 A CN99127558 A CN 99127558A CN 1110067 C CN1110067 C CN 1110067C
- Authority
- CN
- China
- Prior art keywords
- silicon
- substrate
- liquid phase
- component
- phase epitaxy
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Liquid Deposition Of Substances Of Which Semiconductor Devices Are Composed (AREA)
- Pressure Sensors (AREA)
Abstract
利用液相外延技术制作微型硅构件的方法,先将衬底硅片氧化,然后在氧化膜上开出所需构件形状的窗口,露出硅底层,将硅片浸入经硅饱和的金属熔体中,利用硅液相外延法在窗口上外延生长硅构件。由于外延构件与硅衬底电阻率的不同,通过化学腐蚀将构件与衬底分离,由此即可制造所需形状的微型硅的构件,而且所用的衬底可以重复使用,使硅材料的利用率大大提高。
The method of making micro-silicon components by using liquid phase epitaxy technology first oxidizes the substrate silicon wafer, then opens a window of the desired component shape on the oxide film to expose the silicon bottom layer, and immerses the silicon wafer in a metal melt saturated with silicon , using silicon liquid phase epitaxy to epitaxially grow silicon components on the window. Due to the difference in resistivity between the epitaxial component and the silicon substrate, the component is separated from the substrate by chemical etching, so that the micro-silicon component of the desired shape can be manufactured, and the substrate used can be reused, making the utilization of silicon material rate is greatly improved.
Description
技术领域Technical field
本发明涉及微型半导体构件制造的方法。The invention relates to a method for the manufacture of miniature semiconductor components.
背景技术 Background technique
微型硅构件是一种具有应用前景的微型机械部件,可应用于微型传感器,微型机器等方面。然而要制作尺度极小的构件(如微米或几十微米的机械构件),用常规的切割、磨削、抛光工艺显然是很不合适也不方便。Micro-silicon component is a kind of micro-mechanical parts with application prospects, which can be applied to micro-sensors, micro-machines and so on. However, it is obviously inappropriate and inconvenient to use conventional cutting, grinding, and polishing processes to manufacture extremely small-scale components (such as mechanical components of microns or tens of microns).
发明内容Contents of Invention
本发明的目的是提供一种利用液相外延技术制作微型硅构件的方法,能方便地获得所需形状的微型硅构件。The purpose of the present invention is to provide a method for making micro-silicon components by using liquid phase epitaxy technology, which can conveniently obtain micro-silicon components of desired shape.
为了达到上述目的,本发明采用的技术方案是:In order to achieve the above object, the technical scheme adopted in the present invention is:
1)先将衬底硅片氧化,然后通过硅集成电路工艺中的光刻技术在氧化膜上开出与构件形状相似的窗口,露出衬底硅,保留其余部分的二氧化硅;1) First oxidize the substrate silicon wafer, and then open a window similar to the shape of the component on the oxide film through the photolithography technology in the silicon integrated circuit process, exposing the substrate silicon, and retaining the rest of the silicon dioxide;
2)将硅片浸入经硅饱和的金属熔体,降低熔体的温度,液相外延生长硅构件,并形成横向外延层,通过对生长时温度变化及外延时间的控制,可以获得所需的尺寸;2) Immerse the silicon wafer in the metal melt saturated with silicon, lower the temperature of the melt, grow the silicon component by liquid phase epitaxy, and form a lateral epitaxial layer. By controlling the temperature change and the epitaxy time during growth, the required size;
3)利用外延构件与硅底层电阻率的不同,通过化学腐蚀,使外延生长的硅构件与硅衬底分离。3) Using the difference in resistivity between the epitaxial component and the silicon bottom layer, the epitaxially grown silicon component is separated from the silicon substrate by chemical etching.
本发明与现有技术相比,具有的有益的效果是:传统的机械加工很难加工象硅这样又硬又脆的微型构件,而纯粹的化学腐蚀加工微型构件十分费时。利用液相外延技术能方便地加工出形状各异,尺寸可小到几微米的机械构件,而且所用的衬底可以重复使用,使硅材料的利用率大大提高。Compared with the prior art, the present invention has the beneficial effect that traditional mechanical processing is difficult to process hard and brittle micro-components like silicon, and pure chemical corrosion processing micro-components is very time-consuming. Using liquid phase epitaxy technology can easily process mechanical components with different shapes and sizes as small as a few microns, and the substrate used can be reused, which greatly improves the utilization rate of silicon materials.
附图说明Description of drawings
图1是重掺P型衬底上外延构件图;Figure 1 is a diagram of epitaxial components on a heavily doped P-type substrate;
图2是轻掺衬底上外延构件图。Figure 2 is a diagram of epitaxial components on a lightly doped substrate.
具体实施方式 Detailed ways
下面结合附图,对本发明作进一步的叙述。Below in conjunction with accompanying drawing, the present invention is described further.
首先把衬底硅片氧化,然后利用光刻技术在氧化膜上开出与构件形状相似(尺寸不相同)的窗口,如条状、方片状、圆盘状、圆环状、网栅状等等。露出衬底硅,保留其余部分的二氧化硅,然后将此硅片放入液相外延装置中(如坩埚)进行外延生长。由于开始时外延生长只在无氧化层的窗口处进行,而留有氧化膜的地方不会外延上硅,因此生长出的外延层的开头与窗口相同。但当外延层厚度超过氧化膜厚度后,依据所用硅片的取向及外延条件,会发生一定的横向生长,其横向尺寸与外延条件有关。实际操作中可以通过改变氧化层的厚度、窗口大小、外延条件控制横向生长速率,获得所需的尺寸。First oxidize the substrate silicon wafer, and then use photolithography to open windows similar to the shape (different size) of the components on the oxide film, such as strips, squares, discs, rings, and grids. etc. The substrate silicon is exposed, and the rest of the silicon dioxide is reserved, and then the silicon wafer is placed in a liquid phase epitaxy device (such as a crucible) for epitaxial growth. Since the epitaxial growth is only carried out at the window without the oxide layer at the beginning, and the place where the oxide film is left will not epitaxially silicon, so the beginning of the grown epitaxial layer is the same as the window. However, when the thickness of the epitaxial layer exceeds the thickness of the oxide film, according to the orientation of the silicon wafer used and the epitaxial conditions, a certain amount of lateral growth will occur, and its lateral size is related to the epitaxial conditions. In actual operation, the lateral growth rate can be controlled by changing the thickness of the oxide layer, the size of the window, and the epitaxy conditions to obtain the desired size.
液相外延生长要有合适的熔体,可以利用液态的锡、镓、铟等金属作为熔体。在高温下(对锡而言,此温度约960℃)把金属熔化,并放入硅片使金属熔体中的硅含量达到饱和。降低熔体的温度,熔体中的硅就处于过饱和状态。此时把经氧化光刻后的硅片放入此熔体中,并按一定规律降低熔体的温度,就会在硅片上开有窗口的地方不断地外延生长硅。达到所需的厚度后(数倍于氧化层厚度),把硅片从熔体中提出,进入腐蚀工序。Liquid phase epitaxial growth requires a suitable melt, and liquid tin, gallium, indium and other metals can be used as the melt. The metal is melted at high temperature (for tin, this temperature is about 960°C) and placed in a silicon wafer to saturate the silicon content of the metal melt. Lower the temperature of the melt, and the silicon in the melt is supersaturated. At this time, the oxidized silicon wafer is put into the melt, and the temperature of the melt is lowered according to a certain rule, and silicon will be continuously epitaxially grown in the place where the window is opened on the silicon wafer. After reaching the required thickness (several times the thickness of the oxide layer), the silicon wafer is lifted out of the melt and enters the etching process.
外延生长结束后,可通过化学腐蚀方法(如氢氟酸,HF∶HNO3∶CH3COOH=1∶3∶8)腐蚀掉二氧化硅膜,并将构件与衬底分离。由于横向生长,窗口附近二氧化硅上的外延硅层的尺寸可以比窗口宽度大得多(几倍至几十倍),加上氧化层上横向生长的外延层厚度比窗口内外延层的厚度大得多,因此最先腐蚀完的地方为窗口内的外延层,这样就实现了构件与衬底分离。为了使分离更加容易,衬底4可以用重掺的P型硅(如电阻率小于0.01Ωcm),而外延层2则不掺杂或轻掺杂,见图1。由于重掺P型硅的腐蚀速率较轻掺或不掺杂的硅高得多,因此可通过化学方法将衬底与外延生长好的构件分离。如果衬底不是重掺P型,而采用轻掺杂硅衬底5,则可以预先在窗口1中生长一层重掺P型外延层6,然后再生长轻掺或不掺杂的构件,见图2。这样能更容易地通过择优化学腐蚀将构件与硅衬底分离。图1、图2中1为窗口,2为外延层,3为氧化层。After the epitaxial growth is finished, the silicon dioxide film can be etched away by chemical etching method (such as hydrofluoric acid, HF:HNO 3 :CH 3 COOH=1:3:8), and the component is separated from the substrate. Due to the lateral growth, the size of the epitaxial silicon layer on the silicon dioxide near the window can be much larger than the window width (several times to tens of times), plus the thickness of the epitaxial layer grown laterally on the oxide layer is larger than the thickness of the window epitaxial layer Much larger, so the epitaxial layer inside the window is the first to be etched, so that the component is separated from the substrate. In order to make the separation easier, the
实施例:Example:
在重掺P型(100)硅衬底(电阻率0.01Ωcm)上进行了条状微型硅构件试制。硅片经1050℃干氧氧化10小时,氧化层的厚度为0.35微米,光刻后窗口宽度为5微米,长度为1毫米。外延生长在经硅饱和的锡熔体中进行,开始外延生长温度为960℃,降温速率为每分钟0.25℃。外延生长时间为1小时,总厚度为50微米。生长结束后将硅片从熔体中去出,并用氢氟酸去除二氧化硅,然后在腐蚀液(HF∶HNO3∶CH3COOH=1∶3∶8)中进行腐蚀,获得长1毫米宽40微米的细长条状的构件。A trial production of strip-shaped micro-silicon components was carried out on heavily doped P-type (100) silicon substrates (resistivity 0.01Ωcm). The silicon wafer was oxidized by dry oxygen at 1050°C for 10 hours, the thickness of the oxide layer was 0.35 microns, the width of the window after photolithography was 5 microns, and the length was 1 mm. The epitaxial growth is carried out in a tin melt saturated with silicon, the epitaxial growth start temperature is 960° C., and the cooling rate is 0.25° C. per minute. The epitaxial growth time was 1 hour, and the total thickness was 50 μm. After the growth, the silicon wafer was removed from the melt, and the silicon dioxide was removed with hydrofluoric acid, and then etched in an etching solution (HF:HNO 3 :CH 3 COOH=1:3:8) to obtain a 1 mm long wafer. A thin strip-shaped member with a width of 40 μm.
Claims (4)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 99127558 CN1110067C (en) | 1999-12-29 | 1999-12-29 | Method of making micro silicon component by utilizing liquid phase epitaxial technique |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 99127558 CN1110067C (en) | 1999-12-29 | 1999-12-29 | Method of making micro silicon component by utilizing liquid phase epitaxial technique |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1259761A CN1259761A (en) | 2000-07-12 |
| CN1110067C true CN1110067C (en) | 2003-05-28 |
Family
ID=5284914
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 99127558 Expired - Fee Related CN1110067C (en) | 1999-12-29 | 1999-12-29 | Method of making micro silicon component by utilizing liquid phase epitaxial technique |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1110067C (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100479121C (en) * | 2007-04-25 | 2009-04-15 | 中国科学院上海技术物理研究所 | Silicon based substrate mercury cadmium telluride rheotaxial growth method |
-
1999
- 1999-12-29 CN CN 99127558 patent/CN1110067C/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN1259761A (en) | 2000-07-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA2139187C (en) | Semiconductor substrate and process for producing same | |
| DE69331817T2 (en) | Manufacturing method of a semiconductor substrate | |
| US6232139B1 (en) | Method of making suspended thin-film semiconductor piezoelectric devices | |
| TWI458674B (en) | Method for making straight zinc oxide micro-nano column and its application | |
| TWI309862B (en) | Method of measuring crystal defects in thin si/sige bilayers | |
| CN1110067C (en) | Method of making micro silicon component by utilizing liquid phase epitaxial technique | |
| US4588446A (en) | Method for producing graded band gap mercury cadmium telluride | |
| CN116959979B (en) | Production process of high temperature resistant GPP chips | |
| CN115084352A (en) | Single crystal piezoelectric film and preparation method thereof | |
| JPS6158879A (en) | Preparation of silicon thin film crystal | |
| JPH07235651A (en) | Semiconductor substrate and method for manufacturing the same | |
| JPH1079498A (en) | Method for manufacturing SOI substrate | |
| JPH03125458A (en) | Method of forming single crystal region, and single crystal article using same | |
| JPH08139297A (en) | Method for manufacturing SOI substrate | |
| CN112233967B (en) | Processing method for improving abnormal falling of back metal and substrate Si | |
| RU2070350C1 (en) | Method for producing silicon-on-insulator structures | |
| US20120282726A1 (en) | Method for forming thin semiconductor layer substrates for manufacturing solar cells | |
| KR20000061813A (en) | Method for fabricating wafer | |
| US6372521B1 (en) | Post epitaxial thermal oxidation | |
| CN121020575A (en) | A method for preparing high-quality graphene based on bubble transfer | |
| JP2006228963A (en) | Method of manufacturing semiconductor wafer | |
| JPS6279616A (en) | Manufacture of silicon film | |
| TWI546428B (en) | Wafer for epitaxy and method of making the same | |
| SU1659536A1 (en) | Process for producing ab compound-base semiconducting structures | |
| JP2005229026A (en) | Evaluation method of silicon substrate |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C19 | Lapse of patent right due to non-payment of the annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |