CN119813978B - Gain adjustment circuit, method and electronic device - Google Patents
Gain adjustment circuit, method and electronic deviceInfo
- Publication number
- CN119813978B CN119813978B CN202510305589.4A CN202510305589A CN119813978B CN 119813978 B CN119813978 B CN 119813978B CN 202510305589 A CN202510305589 A CN 202510305589A CN 119813978 B CN119813978 B CN 119813978B
- Authority
- CN
- China
- Prior art keywords
- lna
- switch
- controller
- module
- impedance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
Abstract
The application discloses a gain adjusting circuit, a gain adjusting method and electronic equipment, relates to the field of radio frequency, and can adjust gain on the basis of low-power consumption LNA by reducing the conducting number of the LNA. The first end, the second end, the bias end, the control end and the grounding end of each LNA in the gain adjusting circuit are respectively connected with the first end, the second end, the bias end, the control end and the grounding end of an LNA module, the LNA module is connected with a first inductor in series and then connected with a power supply, the LNA module is connected with a third inductor in series and then grounded, the LNA module and the first impedance matching circuit are connected with a controller, the first impedance matching circuit is connected with the LNA module in parallel, radio frequency signals are output after passing through the first inductor and the LNA module, and the controller adjusts the conduction quantity of the LNA and the impedance of the first impedance matching circuit according to the signal intensity of the input radio frequency signals.
Description
Technical Field
The present application relates to the field of radio frequencies, and in particular, to a gain adjustment circuit, a gain adjustment method, and an electronic device.
Background
With the development of communication and internet of things (THE INTERNET of things, IOT), radio frequency technology has become one of the important means of communication. The problem of power consumption by radio frequency technology has been a concern for communication devices, wherein a low noise amplifier (low noise amplifier, LNA) is one of the main sources of power consumption.
At present, when a high-power radio frequency signal is input into the LNA, the gain of the LNA needs to be reduced, and the gain reduction of the LNA is not realized on the premise of ensuring that the matching impedance is unchanged, so that the gain of the LNA is not adjustable.
Disclosure of Invention
The embodiment of the application provides a gain adjusting circuit, a gain adjusting method and electronic equipment, which can adjust gain on the basis of low-power consumption LNA by reducing the conducting number of LNA.
In order to achieve the purpose, the embodiment of the application adopts the following technical scheme:
In a first aspect, a gain adjustment circuit is provided, the gain adjustment circuit comprising a Low Noise Amplifier (LNA) module, a first impedance matching circuit, a first inductor, a second inductor, a third inductor, and a controller; the LNA module comprises at least two LNAs, the first end of each LNA in the LNA module is connected with the first end of the LNA module, the second end of each LNA in the LNA module is connected with the second end of the LNA module, the bias end of each LNA in the LNA module is connected with the bias end of the LNA module, the ground end of each LNA in the LNA module is connected with the ground end of the LNA module, the control end of each LNA in the LNA module is connected with the control end of the LNA module, the first end of the LNA module is connected with the second end of the first inductor, the ground end of the LNA module is connected with the first end of the third inductor, the second end of the third inductor is grounded, the first end of the first impedance matching circuit is connected with the first end of the LNA module, the second end of the first impedance matching circuit is connected with the controller, the control end of the first impedance matching circuit is connected with the controller, the first end of the first inductor is used for adjusting the voltage of the LNA module according to the first impedance signal input by the first end of the LNA module, and the second impedance signal input by the second impedance matching circuit is used for adjusting the signal input to the first impedance of the LNA module.
The gain adjusting circuit comprises an LNA module composed of at least two LNAs and a first impedance matching circuit on a feedback loop of the LNA module. The controller may determine the required gain based on the signal strength of the incoming radio frequency signal. The controller controls the conducting quantity of the LNA according to the required gain, and the different impedances are matched through the first impedance matching circuit according to the gains corresponding to the different LNA conducting quantities, so that the gain adjusting circuit still can meet the matching of 50 ohm impedance after the gains are adjusted. Therefore, the gain can be adjusted on the basis of low-power LNA by reducing the conducting number of LNAs, and the matching of 50 ohm impedance is ensured to be unchanged.
In one implementation manner of the first aspect, the LNA module comprises a first LNA and a second LNA, and the controller controls the conduction number of the LNA in the LNA module according to the signal intensity of the input radio frequency signal, wherein the controller controls the first LNA and the second LNA to be conducted under the condition that the signal intensity of the input radio frequency signal is smaller than or equal to a first signal intensity threshold value, and controls the first LNA or the second LNA to be conducted under the condition that the signal intensity of the input radio frequency signal is larger than or equal to a second signal intensity threshold value.
In this implementation manner, when the signal strength of the input radio frequency signal is less than or equal to the first signal strength threshold, it indicates that the input signal is smaller, and the large gain needs to be adjusted by the LNA module, so that the number of LNAs turned on is not required to be reduced, and the controller controls the first LNA and the second LNA to be turned on. Under the condition that the signal intensity of the input radio frequency signal is larger than the first signal intensity threshold value and smaller than or equal to the second signal intensity threshold value, the input signal is larger, and the large gain is not required to be regulated by the LNA module, so that the conduction quantity of the LNA can be reduced, and the controller controls the first LNA or the second LNA to be conducted. Therefore, the gain can be adjusted on the basis of the low-power LNA by reducing the number of on-state LNAs.
In one implementation manner of the first aspect, the first impedance matching circuit includes a first switch, a second switch, a first capacitor, a first adjustable capacitor and a first adjustable resistor, wherein a first end of the first switch is connected with a first end of the LNA module, a second end of the first switch is connected with a first end of the first adjustable capacitor, a control end of the first switch is connected with the controller, a second end of the first adjustable capacitor is grounded, a control end of the first adjustable capacitor is connected with the controller, a first end of the second switch is connected with a first end of the LNA module, a second end of the second switch is connected with a first end of the first capacitor, a control end of the second switch is connected with the controller, a second end of the first capacitor is connected with a first end of the first adjustable resistor, a second end of the first adjustable resistor is connected with a second end of the LNA module, and a control end of the first adjustable resistor is connected with the controller.
In the implementation mode, the first impedance matching circuit is formed on the feedback loop of the LNA module in a mode of series resistance, capacitance and parallel capacitance, so that the gain adjusting circuit can still meet 50 ohm impedance matching after the gain is adjusted by the LNA module.
In one implementation manner of the first aspect, the controller adjusts the impedance of the first impedance matching circuit according to the signal strength of the input radio frequency signal, and the method comprises the steps that the controller controls the first switch to be closed to adjust the capacitance of the first adjustable capacitor according to the signal strength of the input radio frequency signal, or controls the second switch to be closed to adjust the resistance value of the first adjustable resistor, or controls the first switch and the second switch to be closed to adjust the capacitance of the first adjustable capacitor and the resistance value of the first adjustable resistor.
In this implementation, the controller may adjust the impedance of the first impedance matching circuit by controlling the first switch to close, and accessing the first adjustable capacitance of the first branch, thereby adjusting the capacitance of the first adjustable capacitance. Or the second switch is controlled to be closed, and the first capacitor and the first adjustable resistor of the second branch are connected, so that the resistance value of the first adjustable resistor is adjusted to adjust the impedance of the first impedance matching circuit. Or the first switch is controlled to be closed and the second switch is controlled to be closed, the first adjustable capacitor of the first branch circuit is connected, and the first capacitor and the first adjustable resistor of the second branch circuit are connected, so that the resistance values of the capacitor and the first adjustable resistor of the first adjustable capacitor are adjusted, and the impedance of the first impedance matching circuit is adjusted. Therefore, the impedance corresponding to the conducting number of the LNA is matched, and the gain adjusting circuit can still meet the matching of 50 ohm impedance after adjusting the gain.
In one implementation manner of the first aspect, the gain adjusting circuit further includes a bypass circuit and a second impedance matching circuit, a first end of the second impedance matching circuit is connected to the first end of the first inductor, a second end of the second impedance matching circuit is grounded, a control end of the second impedance matching circuit is connected to the controller, a first end of the bypass circuit is connected to the first end of the LNA module, a second end of the bypass circuit is connected to the second end of the LNA module, and a control end of the bypass circuit is connected to the controller.
In this implementation, when the signal strength of the input radio frequency signal is high, the input signal is too large, so that the LNA is saturated, and the LNA is not required to amplify the radio frequency signal, and even is required to attenuate the radio frequency signal, so that the LNA module can be disconnected, and a bypass circuit is added to attenuate the radio frequency signal. The attenuation coefficient is adjusted through the bypass circuit, so that the area can be further saved, and the linearity index under high signal intensity can be increased. And the impedance corresponding to the attenuation coefficient of the bypass circuit can be matched through the second impedance matching circuit, so that the gain adjusting circuit can still meet the matching of 50 ohm impedance after the attenuation coefficient is adjusted through the bypass circuit.
In an implementation manner of the first aspect, in a case that a signal strength of the input radio frequency signal is greater than a second signal strength threshold, the controller is further configured to control the first LNA and the second LNA to be turned off, control the bypass circuit and the second impedance matching circuit to be turned on, and adjust an attenuation coefficient of the bypass circuit and an impedance of the second impedance matching circuit according to the signal strength of the input radio frequency signal.
In this implementation manner, when the signal strength of the input radio frequency signal is greater than the second signal strength threshold, it indicates that the signal strength of the input radio frequency signal is too high, and the LNA is already saturated, so that the input radio frequency signal does not need to be amplified or even attenuated, so that the controller controls the LNA module to be disconnected from the first impedance matching circuit, controls the bypass circuit to be conducted with the second impedance matching circuit, and adjusts the attenuation coefficient of the bypass circuit to attenuate the input radio frequency signal. And the impedance corresponding to the attenuation coefficient of the bypass circuit can be matched through the second impedance matching circuit, so that the gain adjusting circuit can still meet the matching of 50 ohm impedance after the attenuation coefficient is adjusted.
In one implementation manner of the first aspect, the bypass circuit includes a third switch, a fourth switch and a second adjustable resistor, a first end of the third switch is connected with a first end of the LNA module, a second end of the third switch is connected with a first end of the second adjustable resistor, a control end of the third switch is connected with the controller, a second end of the second adjustable resistor is grounded, a control end of the second adjustable resistor is connected with the controller, a first end of the fourth switch is connected with the first end of the LNA module, a second end of the fourth switch is connected with a second end of the LNA module, and a control end of the fourth switch is connected with the controller.
In the implementation mode, the bypass circuit formed by connecting the third switch, the fourth switch and the second adjustable resistor in parallel on the LNA module can attenuate the input radio frequency signal by adjusting the attenuation coefficient of the bypass circuit under the condition that the signal intensity of the input radio frequency signal is very high.
In one implementation manner of the first aspect, the second impedance matching circuit includes a fifth switch, a third adjustable resistor and a second adjustable capacitor, a first end of the fifth switch is connected to the first end of the first inductor, a second end of the fifth switch is connected to the first end of the third adjustable resistor, a control end of the fifth switch is connected to the controller, a second end of the third adjustable resistor is connected to the first end of the second adjustable capacitor, a control end of the third adjustable resistor is connected to the controller, a second end of the second adjustable capacitor is grounded, and a control end of the second adjustable capacitor is connected to the controller.
In this implementation, a second impedance matching circuit is formed by connecting a fifth switch, a third adjustable resistor and a second adjustable capacitor to the first inductor. The attenuation coefficient can be adjusted through the bypass circuit, and meanwhile, the impedance corresponding to the attenuation coefficient is matched through the second impedance matching circuit, so that the gain adjusting circuit can still meet the matching of 50 ohm impedance after the attenuation coefficient is adjusted.
In one implementation manner of the first aspect, the controller controls the bypass circuit and the second impedance matching circuit to be both conductive, including that the controller controls the third switch to be closed, the fourth switch to be closed, and the fifth switch to be closed.
In the implementation mode, the bypass circuit and the second impedance matching circuit are conducted by controlling the third switch to be closed, the fourth switch to be closed and the fifth switch to be closed, so that the circuit is simple and convenient.
In one implementation manner of the first aspect, the controller adjusts the attenuation coefficient of the bypass circuit according to the signal intensity of the input radio frequency signal, and the controller adjusts the resistance value of the second adjustable resistor according to the signal intensity of the input radio frequency signal, and the controller adjusts the impedance of the second impedance matching circuit according to the signal intensity of the input radio frequency signal, and the controller adjusts the capacitance of the second adjustable capacitor and the resistance value of the third adjustable resistor according to the signal intensity of the input radio frequency signal.
In this implementation manner, on the premise that the third switch is closed, the fourth switch is closed, and the fifth switch is closed, the controller adjusts the attenuation coefficient of the bypass circuit by adjusting the resistance value of the second adjustable resistor, so as to attenuate the input radio frequency signal. The impedance of the second impedance matching circuit is adjusted by adjusting the capacitance of the second adjustable capacitor and the resistance value of the third adjustable resistor. Therefore, on the premise of inputting radio frequency signals with high signal strength, the attenuation coefficient can be adjusted and the corresponding impedance can be matched.
In an implementation manner of the first aspect, an impedance of the first inductor is different from an impedance of the second inductor, and an impedance of the second inductor is the same as an impedance of the third inductor.
In this implementation manner, by setting the impedances of the first inductor, the second inductor and the third inductor, the gain adjusting circuit can be made symmetrical, the anti-interference capability of the gain adjusting circuit can be improved, and the linearity and performance of the gain adjusting circuit can be improved. And the impedance can be jointly adjusted by combining the first impedance matching circuit and the second impedance matching circuit, so that the gain adjusting circuit can still meet the matching of 50 ohm impedance after the attenuation coefficient is adjusted by the bypass circuit.
In a second aspect, a gain adjustment method is provided and applied to an electronic device, where the electronic device includes a noise amplifier (LNA) module, a first impedance matching circuit, a first inductor, a second inductor, a third inductor and a controller; the controller is used for executing a gain adjustment method, the LNA module comprises at least two LNAs, the first end of each LNA in the LNA module is connected with the first end of the LNA module, the second end of each LNA in the LNA module is connected with the second end of the LNA module, the bias end of each LNA in the LNA module is connected with the bias end of the LNA module, the ground end of each LNA in the LNA module is connected with the ground end of the LNA module, the control end of each LNA in the LNA module is connected with the control end of the LNA module, the first end of the LNA module is connected with the second end of the first inductor, the bias end of the LNA module is connected with the second end of the second inductor, the ground end of the LNA module is connected with the first end of the LNA module, the second end of the first impedance matching circuit is connected with the second end of the LNA module, the control end of the first impedance matching circuit is connected with the second end of the LNA module, the first end of the first impedance matching circuit is connected with the first end of the LNA module is used for adjusting the radio frequency signal input quantity of the first impedance of the LNA module, and the first end of the LNA module is used for adjusting the radio frequency signal input quantity of the radio frequency signal according to the radio frequency signal input quantity.
In one implementation manner of the second aspect, the LNA module includes a first LNA and a second LNA, and the adjusting the number of LNAs in the LNA module according to the signal strength of the input radio frequency signal includes controlling the first LNA and the second LNA to be turned on when the input signal strength is less than or equal to a first signal strength threshold, controlling the first LNA or the second LNA to be turned on when the input signal strength is greater than or equal to a first signal strength threshold and is greater than or equal to a second signal strength threshold.
In one implementation manner of the second aspect, the first impedance matching circuit includes a first switch, a second switch, a first capacitor, a first adjustable capacitor and a first adjustable resistor, wherein a first end of the first switch is connected with a first end of the LNA module, a second end of the first switch is connected with a first end of the first adjustable capacitor, a control end of the first switch is connected with the controller, a second end of the first adjustable capacitor is grounded, a control end of the first adjustable capacitor is connected with the controller, a first end of the second switch is connected with a first end of the LNA module, a second end of the second switch is connected with a first end of the first capacitor, a control end of the second switch is connected with the controller, a second end of the first capacitor is connected with a first end of the first adjustable resistor, a second end of the first adjustable resistor is connected with a second end of the LNA module, and a control end of the first adjustable resistor is connected with the controller.
In one implementation manner of the second aspect, adjusting the impedance of the first impedance matching circuit according to the signal strength of the input radio frequency signal includes controlling the first switch to close and adjust the capacitance of the first adjustable capacitor according to the signal strength of the input radio frequency signal, or controlling the second switch to close and adjust the resistance of the first adjustable resistor, or controlling the first switch and the second switch to close and adjust the capacitance of the first adjustable capacitor and the resistance of the first adjustable resistor.
In one implementation manner of the second aspect, the electronic device further includes a bypass circuit and a second impedance matching circuit, a first end of the second impedance matching circuit is connected to the first end of the first inductor, a second end of the second impedance matching circuit is grounded, a control end of the second impedance matching circuit is connected to the controller, a first end of the bypass circuit is connected to the first end of the LNA module, a second end of the bypass circuit is connected to the second end of the LNA module, and a control end of the bypass circuit is connected to the controller.
In an implementation manner of the second aspect, in a case that a signal strength of the input radio frequency signal is greater than a second signal strength threshold, the method further includes controlling both the first LNA and the second LNA to be turned off, controlling both the bypass circuit and the second impedance matching circuit to be turned on, and adjusting an attenuation coefficient of the bypass circuit and an impedance of the second impedance matching circuit according to the signal strength of the input radio frequency signal.
In one implementation manner of the second aspect, the bypass circuit includes a third switch, a fourth switch and a second adjustable resistor, a first end of the third switch is connected with a first end of the LNA module, a second end of the third switch is connected with a first end of the second adjustable resistor, a control end of the third switch is connected with the controller, a second end of the second adjustable resistor is grounded, a control end of the second adjustable resistor is connected with the controller, a first end of the fourth switch is connected with a first end of the LNA module, a second end of the fourth switch is connected with a second end of the LNA module, and a control end of the fourth switch is connected with the controller.
In one implementation manner of the second aspect, the second impedance matching circuit includes a fifth switch, a third adjustable resistor and a second adjustable capacitor, a first end of the fifth switch is connected with the first end of the first inductor, a second end of the fifth switch is connected with the first end of the third adjustable resistor, a control end of the fifth switch is connected with the controller, a second end of the third adjustable resistor is connected with the first end of the second adjustable capacitor, a control end of the third adjustable resistor is connected with the controller, a second end of the second adjustable capacitor is grounded, and a control end of the second adjustable capacitor is connected with the controller.
In one implementation manner of the second aspect, controlling the bypass circuit and the second impedance matching circuit to be both conductive includes controlling the third switch to be closed, the fourth switch to be closed, and the fifth switch to be closed.
In an implementation manner of the second aspect, the attenuation coefficient of the bypass circuit is adjusted according to the signal intensity of the input radio frequency signal, including adjusting the resistance value of the second adjustable resistor according to the signal intensity of the input radio frequency signal, and the impedance of the second impedance matching circuit is adjusted according to the signal intensity of the input radio frequency signal, including adjusting the capacitance of the second adjustable capacitor and the resistance value of the third adjustable resistor according to the signal intensity of the input radio frequency signal.
In one implementation manner of the second aspect, the impedance of the first inductor is different from the impedance of the second inductor, and the impedance of the second inductor is the same as the impedance of the third inductor.
In a third aspect, an electronic device is provided comprising a gain adjustment circuit as in the first aspect and any of its embodiments for adjusting the amplitude of a radio frequency signal input to the electronic device.
In a fourth aspect, there is provided an electronic device comprising a memory and a controller, the memory having stored therein computer program code comprising computer instructions which, when executed by the controller, cause the electronic device to perform a gain adjustment method as in the second aspect and any of its embodiments.
In a fifth aspect, there is provided a computer readable storage medium comprising computer instructions which, when run on an electronic device, cause the electronic device to perform the gain adjustment method of the second aspect and any of its embodiments.
In a sixth aspect, a computer program product is provided which, when run on an electronic device, causes the electronic device to perform the gain adjustment method as in the second aspect and any of its embodiments.
The technical effects of the design manners of the second aspect, the third aspect, the fourth aspect, the fifth aspect and the sixth aspect may be referred to the technical effects of the different design manners of the first aspect, which are not described herein.
Drawings
Fig. 1 is a schematic diagram of a possible hardware structure of an electronic device according to an embodiment of the present application;
FIG. 2 is a schematic diagram of a possible software architecture of an electronic device according to an embodiment of the present application;
fig. 3 is a schematic circuit diagram of an LNA according to the related art;
fig. 4 is a schematic circuit diagram of another LNA according to the related art;
Fig. 5 is a schematic structural diagram of a gain adjusting circuit according to an embodiment of the present application;
Fig. 6 is a schematic structural diagram of a gain adjusting circuit including a switching tube according to an embodiment of the present application;
Fig. 7 is a schematic structural diagram of an LNA module according to an embodiment of the present application, including gain adjusting circuits of 2 LNAs;
Fig. 8 is a schematic structural diagram of an LNA module according to an embodiment of the present application, including gain adjusting circuits of 3 LNAs;
fig. 9 is a schematic structural diagram of an LNA module according to an embodiment of the present application, including gain adjusting circuits of 4 LNAs;
Fig. 10 is a schematic structural diagram of a gain adjusting circuit including a specific circuit structure of a first impedance matching circuit according to an embodiment of the present application;
fig. 11 is a schematic structural diagram of a gain adjusting circuit including an equivalent impedance circuit when both an LNA module and a first impedance matching circuit are turned off according to an embodiment of the present application;
Fig. 12 is a schematic diagram of a gain adjusting circuit including a bypass circuit and a second impedance matching circuit according to an embodiment of the present application;
Fig. 13 is a schematic structural diagram of a gain adjusting circuit including an equivalent impedance circuit, a bypass circuit and a second impedance matching circuit according to an embodiment of the present application;
fig. 14 is a schematic structural diagram of a gain adjusting circuit including a specific circuit structure of a bypass circuit according to an embodiment of the present application;
Fig. 15 is a schematic structural diagram of a gain adjusting circuit including a bypass circuit and a specific circuit structure of a second impedance matching circuit according to an embodiment of the present application;
fig. 16 is a flowchart of a gain adjustment method according to an embodiment of the present application.
Detailed Description
The technical solutions in the embodiments of the present application will be described below with reference to the accompanying drawings in the embodiments of the present application. In the description of the present application, unless otherwise indicated, "/" means that the related objects are in a "or" relationship, for example, a/B may mean a or B, and "and/or" in the present application is merely an association relationship describing the related objects, for example, a and/or B may mean that there may be three relationships, for example, a and/or B, three cases where a exists alone, a and B exist together, and B exists alone, where a and B may be singular or plural. Also, in the description of the present application, unless otherwise indicated, "a plurality" means two or more than two. "at least one of" or the like means any combination of these items, including any combination of single item(s) or plural items(s). For example, at least one (a, b, or c) of a, b, c, a-b, a-c, b-c, or a-b-c may be represented, wherein a, b, c may be single or plural. In addition, in order to facilitate the clear description of the technical solution of the embodiments of the present application, in the embodiments of the present application, the words "first", "second", etc. are used to distinguish the same item or similar items having substantially the same function and effect. It will be appreciated by those of skill in the art that the words "first," "second," and the like do not limit the amount and order of execution, and that the words "first," "second," and the like do not necessarily differ. Meanwhile, in the embodiments of the present application, words such as "exemplary" or "such as" are used to mean serving as examples, illustrations or explanations. Any embodiment or design described herein as "exemplary" or "e.g." in an embodiment should not be taken as preferred or advantageous over other embodiments or designs. Rather, the use of words such as "exemplary" or "such as" is intended to present related concepts in a concrete fashion that may be readily understood. The terms "coupled" and "connected" in accordance with embodiments of the application are to be construed broadly, and may refer, for example, to a physical direct connection, or to an indirect connection via electronic devices, such as, for example, electrical resistance, inductance, capacitance, or other electrical devices.
A low-noise amplifier (LNA) is an electronic device for amplifying weak signals, and is applied to the fields of communication, radar, satellite reception, radio astronomy, and the like. The main feature is the ability to amplify the signal while introducing as low noise as possible.
The resistive feedback cascode low noise amplifier (RESISTIVE FEEDBACK CASCODE LNA, rf-LNA) is a common LNA structure, combines the advantages of high gain of the cascode and stability and linearity of the resistive feedback, and can realize the performances of low noise, high gain and wide bandwidth.
The current multiplexing inductance degradation cascode low noise amplifier (current-reuse inductive degeneration CASCADE LNA, CRID-LNA) is a high-performance and low-power-consumption amplifier structure, combines the input matching and noise optimization of inductance degradation, the high gain and wide bandwidth of the cascode, and the low-power-consumption advantage of current multiplexing, and can realize the performances of low noise, high gain and low power consumption.
The embodiment of the application provides electronic equipment which has a display function. The electronic device may be mobile or stationary. The electronic device may be deployed on land (e.g., indoor or outdoor, hand-held or vehicle-mounted, etc.), on water (e.g., ship, etc.), or in the air (e.g., aircraft, balloon, satellite, etc.). The electronic device may be referred to as a User Equipment (UE), an access terminal, a terminal unit, a subscriber unit (subscriber unit), a terminal station, a Mobile Station (MS), a mobile station, a terminal agent, a terminal apparatus, or the like. For example, the electronic device may be a cell phone, tablet computer, notebook computer, smart bracelet, smart screen, smart watch, virtual Reality (VR) device, augmented reality (augmented reality, AR) device, terminal in industrial control (industrial control), terminal in unmanned (SELF DRIVING), terminal in remote medical (remote medical), terminal in smart grid (SMART GRID), terminal in transportation security (transportation safety), terminal in smart city (SMART CITY), terminal in smart home (smart home), and the like. The embodiment of the application is not limited to the specific type, structure and the like of the electronic equipment. One possible configuration of the electronic device is described below.
Taking an electronic device as an example of a mobile phone, fig. 1 illustrates one possible configuration of an electronic device 100. The electronic device 100 may include a processor 210, an external memory interface 220, an internal memory 221, a universal serial bus (universal serial bus, USB) interface 230, a power management module 240, a battery 241, a wireless charging coil 242, a mobile communication module 250, a wireless communication module 260, a gain adjustment circuit 1, a controller 3, an antenna 251, an antenna 261, an audio module 270, a speaker 270A, a receiver 270B, a microphone 270C, an earphone interface 270D, a sensor module 280, keys 290, a motor 291, an indicator 292, a camera 293, a display 294, a subscriber identity module (subscriber identification module, SIM) card interface 295, and the like. Optionally, in some embodiments, an Audio DIGITAL SIGNAL Processor (ADSP) 243 is also included.
It should be understood that the illustrated structure of the embodiment of the present application does not constitute a specific limitation on the electronic device 100. In other embodiments of the application, electronic device 100 may include more or fewer components than shown, or certain components may be combined, or certain components may be split, or different arrangements of components. The illustrated components may be implemented in hardware, software, or a combination of software and hardware.
Processor 210 may include one or more processing units, for example, processor 210 may be a field programmable gate array (field programmable GATE ARRAY, FPGA), application SPECIFIC INTEGRATED Circuit (ASIC), system on chip (SoC), central processing unit (central processing unit, CPU), application processor (application processor, AP), network processor (network processor, NP), digital signal processor (DIGITAL SIGNAL processor, DSP), micro-control unit (micro controller unit, MCU), programmable logic device (programmable logic device, PLD), modem processor, graphics processor (graphics processing unit, GPU), image signal processor (IMAGE SIGNAL processor, ISP), controller, video codec, and neural network processor (neural-network processing unit, NPU), etc. Wherein the different processing units may be separate devices or may be integrated in one or more processors. For example, the processor 210 may be an application processor AP. Or the processor 210 may be integrated in a system on chip (SoC). Or the processor 210 may be integrated in an integrated circuit (INTEGRATED CIRCUIT, IC) chip. The processor 210 may include an Analog Front End (AFE) and a micro-controller unit (MCU) in an IC chip.
A memory may also be provided in the processor 210 for storing computer instructions and data. In some embodiments, the memory in the processor 210 is a cache memory. The memory may hold computer instructions or data that has just been used or recycled by the processor 210. If the processor 210 needs to reuse the computer instructions or data, it may be called directly from the memory. Repeated accesses are avoided and the latency of the processor 210 is reduced, thereby improving the efficiency of the system.
In some embodiments, processor 210 may include one or more interfaces. The interfaces may include an integrated circuit (inter-INTEGRATED CIRCUIT, I2C) interface, an integrated circuit built-in audio (inter-INTEGRATED CIRCUIT SOUND, I2S) interface, a pulse code modulation (pulse code modulation, PCM) interface, a universal asynchronous receiver transmitter (universal asynchronous receiver/transmitter, UART) interface, a mobile industry processor interface (mobile industry processor interface, MIPI), a general-purpose input/output (GPIO) interface, a subscriber identity module (subscriber identity module, SIM) interface, and/or a USB interface, among others.
In some embodiments, the processor may be a processor or controller, such as a central processing unit (central processing unit, CPU), a general purpose processor, a digital signal processor (DIGITAL SIGNAL processor, DSP), an application-specific integrated circuit (ASIC), a field programmable gate array (field programmable GATE ARRAY, FPGA) or other programmable logic device, transistor logic device, hardware components, or any combination thereof. Which may implement or perform the various exemplary logic blocks, modules, and circuits described in connection with this disclosure. The processor described above may also be a combination that performs the function of a computation, e.g., a combination comprising one or more microprocessors, a combination of a DSP and a microprocessor, and so on.
ADSP 243 may be coupled to audio module 270 and sensor module 280, and ADSP 243 may be used to process audio signals and may also process sensor data. The ADSP 243 may remain operational while the processor 210 is in a sleep state, thereby reducing power consumption of the electronic device 100.
It should be understood that the interfacing relationship between the modules illustrated in the embodiments of the present application is only illustrative, and is not meant to limit the structure of the electronic device 100. In other embodiments of the present application, the electronic device 100 may also employ different interfacing manners, or a combination of interfacing manners in the embodiments.
The external memory interface 220 may be used to connect external memory cards to enable expansion of the memory capabilities of the electronic device 100. The external memory card communicates with the processor 210 through an external memory interface 220 to implement data storage functions. For example, files such as music, video, etc. are stored in an external memory card.
The internal memory 221 may be used to store computer executable program code, including computer instructions. The processor 210 executes various functional applications of the electronic device 100 and data processing by executing computer instructions stored in the internal memory 221. In addition, the internal memory 221 may include a high-speed random access memory, and may further include a nonvolatile memory such as at least one magnetic disk storage device, a flash memory device, a universal flash memory (universal flash storage, UFS), and the like.
The controller 3 may also execute various functional applications of the electronic device 100 and data processing by executing computer instructions stored in the internal memory 221. In addition, the internal memory 221 may include a high-speed random access memory, and may further include a nonvolatile memory such as at least one magnetic disk storage device, a flash memory device, a universal flash memory (universal flash storage, UFS), and the like.
In the embodiment of the present application, the computer instructions, when executed by the controller 3, cause the electronic apparatus 100 to perform the gain adjustment method in the embodiment of the present application.
The memory to which embodiments of the present application relate may be volatile memory or nonvolatile memory, or may include both volatile and nonvolatile memory. The nonvolatile memory may be a read-only memory (ROM), a Programmable ROM (PROM), an erasable programmable ROM (erasable PROM), an electrically erasable programmable EPROM (EEPROM), or a flash memory. The volatile memory may be random access memory (random access memory, RAM) which acts as external cache memory. By way of example, and not limitation, many forms of RAM are available, such as static random access memory (STATIC RAM, SRAM), dynamic random access memory (DYNAMIC RAM, DRAM), synchronous Dynamic Random Access Memory (SDRAM), double data rate synchronous dynamic random access memory (double DATA RATE SDRAM, DDR SDRAM), enhanced synchronous dynamic random access memory (ENHANCED SDRAM, ESDRAM), synchronous link dynamic random access memory (SYNCHLINK DRAM, SLDRAM), and direct memory bus random access memory (direct rambus RAM, DR RAM). It should be noted that the memory of the systems and methods described herein is intended to comprise, without being limited to, these and any other suitable types of memory.
The electronic device 100 may implement audio functions through an audio module 270, a speaker 270A, a receiver 270B, a microphone 270C, an earphone interface 270D, an application processor, and the like. Such as music playing, recording, etc.
The keys 290 include a power key, a volume key, etc. The keys 290 may be mechanical keys. Or may be a touch key. The electronic device 100 may receive key inputs, generating key signal inputs related to user settings and function controls of the electronic device 100. The motor 291 may generate a vibration alert. The motor 291 may be used for incoming call vibration alerting or for touch vibration feedback. The indicator 292 may be an indicator light, which may be used to indicate a state of charge, a change in power, or an indication message, missed call, notification, etc. The SIM card interface 295 is for interfacing with a SIM card. The SIM card may be inserted into the SIM card interface 295 or removed from the SIM card interface 295 to enable contact and separation from the electronic device 100. The electronic device 100 may support 1 or N SIM card interfaces, N being a positive integer greater than 1. The SIM card interface 295 may support Nano SIM (Nano SIM) cards, micro SIM (Micro SIM) cards, SIM cards, and the like. In some embodiments, electronic device 100 employs an embedded SIM (eSIM) card, which may be embedded in electronic device 100 and not separable from electronic device 100.
The electronic device 100 may implement a photographing function through an ISP, a camera 293, a video codec, a GPU, a display screen 294, an application processor, and the like. The ISP is used to process the data fed back by the camera 293. In some embodiments, the ISP may be provided in the camera 293. The camera 293 is used to capture still images or video. In some embodiments, electronic device 100 may include 1 or N cameras 293, N being a positive integer greater than 1.
The electronic device 100 may implement display functions through a GPU, a display screen 294, an application processor, and the like. The GPU is a microprocessor for image processing, and is connected to the display screen 294 and the application processor. The GPU is used to perform mathematical and geometric calculations for graphics rendering. Processor 210 may include one or more GPUs that execute computer instructions to generate or change display information.
The power management module 240 is configured to receive a charging input from a charger. The charger may be a wireless charger, such as a wireless charging base, other electronic devices 100 with reverse wireless charging function, and so on. The power management module 240 may receive wireless charging input through a wireless charging coil 242 of the electronic device. The charger may also be a wired charger, for example, the power management module 240 may receive a charging input of the wired charger through the USB interface 230. The power management module 240 is also referred to as a charging chip.
The power management module 240 is used to connect the battery 241. The power management module 240 receives input from the battery 241 and provides power to the processor 210, the internal memory 221, the display 294, the camera 293, the wireless communication module 260, and the like. The power management module 240 may also be configured to monitor parameters such as the capacity of the battery 241, the number of cycles of the battery 241, and the state of health (leakage, impedance) of the battery 241. In other embodiments, the power management module 240 may also be disposed in the processor 210.
The wireless communication function of the electronic device 100 may be implemented by the antenna 251, the antenna 261, the mobile communication module 250, the wireless communication module 260, the modem processor, and the like.
In the embodiment of the present application, the wireless communication function of the electronic device 100 is implemented by the antenna 251, the antenna 261, the mobile communication module 250, the wireless communication module 260, the modem processor, and the like after the gain is adjusted by the controller 3 of the gain adjusting circuit 1 in the radio frequency module.
The mobile communication module 250 may provide a solution for wireless communication including 2G/3G/4G/5G, etc., applied to the electronic device 100. The wireless communication module 260 may provide solutions for wireless communication including wireless local area network (wireless local area networks, WLAN) (e.g., wi-Fi network, WIRELESS FIDELITY), bluetooth (BT), global navigation satellite system (global navigation SATELLITE SYSTEM, GNSS), frequency modulation (frequency modulation, FM), near Field Communication (NFC), infrared (IR), etc. applied to the electronic device 100.
As shown in fig. 2, taking the example of the electronic device 100 running an android operating system, the software architecture run by the processor 210 includes an application layer, a framework layer, a system runtime layer, a hardware abstraction layer (hardware abstract layer, HAL), and a kernel layer.
The kernel layer is a layer between hardware and software. Illustratively, the kernel layer includes a display driver, a camera driver, a gain adjustment driver, and the like. The display driver is used for driving the display screen to display images or receiving touch operation of a user, the camera driver is used for driving the camera to acquire image data, and the gain adjustment driver is used for driving the gain adjustment circuit.
In the embodiment of the present application, the gain adjustment drive is used to drive the gain adjustment circuit 1, thereby outputting an adjusted radio frequency signal.
The HAL layer is used to abstract the hardware. The HAL layer hides the hardware interface details of the specific platform, provides a virtual hardware platform for an operating system, and has hardware independence. For example, the HAL layer includes a display module, a camera module, a gain adjustment module, and the like. The display module is used for a virtual display screen, the camera module is used for a virtual camera, and the gain adjusting module is used for a virtual gain adjusting circuit.
The system runtime layer includes C/C++ Cheng Xuku and runtime libraries, etc. Many core components and services of the android operating system are built from native code, requiring C and c++ to be written as a C/c++ library. The application, when first installed, is precompiled into a runtime library in machine code form, a process called precompiled. In this way, acceleration may be achieved by running machine code when the application is started and executed.
The framework layer provides an application programming interface (application programming interface, API) and programming framework for application programs of the application layer. The framework layer includes some predefined implementation methods. For example, the framework layer includes a window manager, a content provider, a view system, a notification manager, and the like.
The application layer may include a series of application packages, such as photos, cameras, bluetooth, etc. applications (apps).
In the related art, with the development of communication and internet of things (THE INTERNET of things, IOT), radio frequency technology has become one of the important technologies of communication. The problem of power consumption by radio frequency technology has been a concern for communication devices, where low noise amplifiers (low noise amplifier, LNAs) are one of the major sources of power consumption.
Currently, LNAs are generally Rf-LNAs due to area requirements. Illustratively, in the Rf-LNA, the input signal is amplified by a switching tube M2, providing a primary voltage gain, as shown in fig. 3. Specifically, the radio frequency signal is connected to the first end of the first inductor Lg through the input end, the second end of the first inductor Lg is connected to the gate of the switching tube M2, and the source of the switching tube M2 is grounded. The switch tube M1 is positioned above the switch tube M2 and is used for improving output impedance and isolating input and output, and frequency response and stability of the circuit are enhanced. Specifically, the source of the switching tube M1 is connected to the drain of the switching tube M2, the gate of the switching tube M1 is a control end, and the drain of the switching tube M1 is connected to the output. The drain of the switching tube M1 inputs a bias voltage (e.g., a power supply Vdd) through the second inductor Ls 1. A resistor feedback network (feedback resistor Rf is connected in series with an isolation capacitor C) is added between the source electrode and the output node of the switching tube M2, so that the gain is reduced, and the linearity and the stability are improved. Specifically, a second end of the feedback resistor Rf is connected to the drain of the switching tube M1, a first end of the feedback resistor Rf is connected to a second end of the isolation capacitor C, and a first end of the isolation capacitor C is connected to a second end of the first inductor Lg. The Rf-LNA can realize the performances of low noise, high gain and wide bandwidth, but also brings about the problem of high power consumption.
Illustratively, as shown in fig. 3, the LNA of the Rf-LNA circuit may be simplified, and an equivalent circuit diagram may be obtained. Specifically, the input radio frequency signal is connected to the first end of the LNA 2 through the first inductor Lg, the second end of the LNA 2 is used for outputting the amplified radio frequency signal, the bias end of the LNA 2 inputs the bias voltage through the second inductor Ls1, the ground of the LNA 2 is grounded, and the control end of the LNA 2 is connected to the controller 3. The Rf-LNA has an input impedance of。
Theoretically, CRID-LNAs have the advantage of low power consumption compared to Rf-LNAs. Illustratively, in a CRID-LNA, as shown in fig. 4, the input signal is amplified by a switching tube M2. Specifically, the radio frequency signal is connected to the first end of the first inductor Lg through the input end, the second end of the first inductor Lg is connected to the first end of the isolation capacitor C, and the second end of the isolation capacitor C is connected to the gate of the switch tube M2. The switch tube M1 is positioned above the switch tube M2 and further amplifies the input radio frequency signal. Specifically, the source of the switching tube M1 is connected to the drain of the switching tube M2, the gate of the switching tube M1 is a control end, and the drain of the switching tube M1 is connected to the output. The drain of the switching tube M1 inputs a bias voltage (e.g., a power supply Vdd) through the second inductor Ls 1. A third inductor Ls2 (i.e., a source inductor) is connected to the source of the switching transistor M2 for inductor degradation. Specifically, a source electrode of the switching tube M2 is connected to a first end of the third inductor Ls2, and a second end of the third inductor Ls2 is grounded. The switching transistor M1 and the switching transistor M2 share the bias current, thereby reducing the overall power consumption. The CRID-LNA combines the advantages of inductance degradation input matching, noise optimization, high gain and wide bandwidth of the common source and common grid, and low power consumption of current multiplexing, and can realize the performances of low noise, high gain and low power consumption. Thus, communication devices typically choose CRID-LNA circuits that consume less power.
Illustratively, as shown in fig. 4, the LNA of the CRID-LNA circuit can be simplified, and an equivalent circuit diagram can be obtained. Specifically, the input radio frequency signal is connected to the first end of the LNA 2 through the first inductor Lg, the second end of the LNA 2 is used for outputting the amplified radio frequency signal, the bias end of the LNA 2 inputs the bias voltage through the second inductor Ls1, the ground end of the LNA 2 is grounded through the third inductor Ls2, and the control end of the LNA 2 is connected to the controller 3. The CRID-LNA circuit has an input impedance of。
In the related art, when a high-power radio frequency signal is input, the gain of the LNA 2 needs to be reduced, but on the premise of ensuring that the matching impedance is not changed, the gain of the LNA 2 is not reduced, so that the gain of the LNA 2 is not adjustable.
Therefore, in the embodiment of the application, a gain adjusting circuit is provided, which can adjust the conduction number of LNA in an LNA module including at least two LNA according to the signal intensity of an input radio frequency signal, and adjust the impedance of a first impedance matching circuit connected in parallel with the LNA module. Therefore, according to the gain adjusting circuit provided by the embodiment of the application, the gain can be adjusted on the basis of the low-power-consumption LNA by reducing the conducting number of the LNA.
The gain adjusting circuit provided in the embodiment of the present application may be the gain adjusting circuit 1 in a radio frequency module in the electronic device 100 shown in fig. 1. The controller may be the controller 3 in the gain adjustment circuit 1 in the radio frequency module in the electronic device 100 as shown in fig. 1. The embodiment of the present application is exemplified by the electronic device 100 including the gain adjustment circuit 1, and the gain adjustment circuit 1 of the present application will be specifically described.
As shown in fig. 5, the gain adjusting circuit 1 includes an LNA module 4, a first impedance matching circuit 5, a first inductance Lg, a second inductance Ls1, a third inductance Ls2, and a controller 3. The LNA module 4 comprises at least two LNA 2, the first end of each LNA 2 in the LNA module 4 is connected with the first end of the LNA module 4, the second end of each LNA 2 in the LNA module 4 is connected with the second end of the LNA module 4, the bias end of each LNA 2 in the LNA module 4 is connected with the bias end of the LNA module 4, the grounding end of each LNA 2 in the LNA module 4 is connected with the grounding end of the LNA module 4, and the control end of each LNA 2 in the LNA module 4 is connected with the control end of the LNA module 4. The first end of the LNA module 4 is connected with the second end of the first inductor Lg, the bias end of the LNA module 4 is connected with the second end of the second inductor Ls1, the grounding end of the LNA module 4 is connected with the first end of the third inductor Ls2, and the control end of the LNA module 4 is connected with the controller 3. The second end of the third inductor Ls2 is grounded. The first end of the first impedance matching circuit 5 is connected with the first end of the LNA module 4, the second end of the first impedance matching circuit 5 is connected with the second end of the LNA module 4, and the control end of the first impedance matching circuit 5 is connected with the controller 3. The first end of the first inductor Lg is used for inputting a radio frequency signal, the first end of the second inductor Ls1 is used for inputting a bias voltage, and the second end of the LNA module 4 is used for outputting an adjusted radio frequency signal. The controller 3 is used for adjusting the conduction quantity of the LNA 2 in the LNA module 4 and the impedance of the first impedance matching circuit 5 according to the signal intensity of the input radio frequency signal.
In one possible implementation, the inductance values of the first inductor Lg, the second inductor Ls1, and the third inductor Ls2 may be the same or different, and the inductance values of the first inductor Lg, the second inductor Ls1, and the third inductor Ls2 are not limited in the embodiment of the present application.
In one possible implementation manner of the embodiment of the present application, the impedance of the first inductor Lg is different from the impedance of the second inductor Ls1, and the impedance of the second inductor Ls1 is the same as the impedance of the third inductor Ls 2.
The LNA 2 comprises, for example, two switching tubes, as shown in fig. 3-4. In one possible implementation, the switching tube may be a MOSFET tube or an IGBT, and the embodiment of the present application does not limit the type of switching tube.
The working principle of the gain adjusting circuit 1 in the embodiment of the application shown in fig. 5 is as follows:
At least two LNA 2 are respectively connected in parallel to form an LNA module 4. The first end of the LNA module 4 is connected to the second end of the first inductor Lg, and is used for matching impedance in combination with the first impedance matching circuit 5. The bias end of the LNA module 4 is connected with the second end of the second inductor Ls1, and the first end of the second inductor Ls1 is used for inputting bias voltage. The grounding end of the LNA module 4 is connected with the first end of the third inductor Ls2, the second end of the third inductor Ls2 is grounded, the third inductor Ls2 introduces a real part impedance for matching input impedance and inductance degradation, and linearity and noise performance of the gain adjusting circuit 1 are improved. The control end of the LNA module 4 is connected to the controller 3, that is, the controller 3 is connected to the control end of each LNA 2, and controls the on or off of each LNA 2. The control terminal of the first impedance matching circuit 5 is connected to the controller 3, that is, the controller 3 controls the on or off of the switch in the first impedance matching circuit 5 to adjust the impedance of the first impedance matching circuit 5. Specifically, the controller 3 is configured to adjust the number of turns on of the LNA 2 and the impedance of the first impedance matching circuit 5 in the LNA module 4 according to the signal strength of the input radio frequency signal. According to the gain adjusting circuit 1, on the basis of a CRID-LNA circuit structure with low power consumption, the LNA module 4 is arranged, the conduction quantity of the LNA 2 can be adjusted according to the required gain, different impedances are matched according to gains corresponding to the conduction quantity of different LNA 2, and therefore the gain adjusting circuit 1 can still meet the matching of 50 ohm impedances after the gain is adjusted. Therefore, the gain can be adjusted on the basis of the low-power-consumption LNA 2 by reducing the conduction number of the LNA 2, and the impedance matching is ensured to be unchanged.
In one possible implementation, the LNA 2 may include one cascode structure as shown in fig. 3 to fig. 4, or may include a plurality of cascode structures, for example, 2 or 3 or 4, and the number of the cascode structures in the LNA 2 is not limited in the embodiments of the present application.
In one possible implementation, the multiple cascode structures may be symmetrical or asymmetrical, and the connection manner of the cascode structures is not limited in the embodiments of the present application.
In the embodiment of the present application, an LNA 2 includes 2 symmetrical cascode structures as an example, and an equivalent circuit of the gain adjustment circuit 1 of the present application is specifically described.
Illustratively, as shown in fig. 6, the LNA module 4 includes n LNAs 2, where n is a positive integer, and n > =2. Each LNA 2 comprises 2 cascode structures that are symmetrical to each other, in particular 4 switching tubes and 2 capacitors. The 4 switching tubes are respectively a switching tube Mn1, a switching tube Mn2, a switching tube Mn3 and a switching tube Mn4. The 2 capacitors are a first isolation capacitor C1 and a second isolation capacitor C2 respectively. Wherein, the switching tube Mn1 and the switching tube Mn2 are n-type, and the switching tube Mn3 and the switching tube Mn4 are p-type. The switching tube Mn1 and the switching tube Mn4 are identical except for the channel parameter. The switching tube Mn2 and the switching tube Mn3 are identical except for the channel parameters. The first isolation capacitor C1 and the second isolation capacitor C2 have the same parameters. The grid of the switch tube Mn1 is connected with the second end of the first isolation capacitor C1, the source electrode of the switch tube Mn1 is connected with the second end of the second inductor Ls1, and the drain electrode of the switch tube Mn1 is connected with the source electrode of the switch tube Mn 2. The first terminal of the second inductor Ls1 inputs a bias voltage. The grid of the switch tube Mn2 is connected with the controller 3, and the drain electrode of the switch tube Mn2 is connected with the drain electrode of the switch tube Mn 3. The grid of the switch tube Mn3 is connected with the controller 3, and the source electrode of the switch tube Mn3 is connected with the drain electrode of the switch tube Mn4. The gate of the switching tube Mn4 is connected to the second end of the second isolation capacitor C2, and the source of the switching tube Mn4 is connected to the first end of the third inductor Ls 2. The second end of the third inductor Ls2 is grounded. The first ends of the first isolation capacitor C1 and the second isolation capacitor C2 are connected with the second end of the first inductor Lg. The drain electrode of the switch tube Mn2 and the drain electrode of the switch tube Mn3 are used for outputting the regulated radio frequency signals. The connection relationship between the first inductor Lg, the first impedance matching circuit 5 and the controller 3 is the same as that in fig. 4-5, and will not be described here again.
The 4 switching transistors are a switching transistor M11, a switching transistor M12, a switching transistor M13, and a switching transistor M14, respectively, when n=1. When n=2, the switching transistors M21, M22, M23, and M24 are respectively. When n=3, the switching transistors M31, M32, M33, and M34 are respectively. When n=4, the switching transistors M41, M42, M43, and M44 are respectively. And so on, the connection mode of the 4 switching tubes in each LNA 2 is the same as the connection mode of the switching tubes Mn1, mn2, mn3 and Mn4 described above. And the source electrodes of the switching tubes Mn1 in each LNA 2 are all connected with each other, the grid electrodes of the switching tubes Mn1 are all connected with each other, the drain electrodes of the switching tubes Mn2 are all connected with each other, the grid electrodes of the switching tubes Mn3 are all connected with each other, the grid electrodes of the switching tubes Mn4 are all connected with each other, and the source electrodes of the switching tubes Mn4 are all connected with each other, thereby forming the LNA module 4. For example, when n=2, the sources of the switching transistors M11 and M21 are connected to each other, the gates of the switching transistors M11 and M21 are connected to each other, the drains of the switching transistors M12 and M22 are connected to each other, the gates of the switching transistors M13 and M23 are connected to each other, the gates of the switching transistors M14 and M24 are connected to each other, and the sources of the switching transistors M14 and M24 are connected to each other, thereby forming the LNA module 4.
The working principle of the gain adjusting circuit 1 in the embodiment of the application shown in fig. 6 is as follows:
The switch tube Mn2 and the gate of the switch tube Mn3 in each LNA 2 are connected to the controller 3, that is, the controller 3 controls the on or off of each LNA 2 by controlling the on or off of 4 switch tubes in each LNA 2, so as to adjust the number of LNAs 2 turned on according to the required gain, and thus, the gain can be adjusted on the basis of the low power consumption LNAs 2 by reducing the number of LNAs 2 turned on. The principle of the controller 3 for adjusting the first impedance matching circuit 5 is the same as that of fig. 4, and will not be described here again.
In the embodiment of the present application, the gain of the LNA 2 adopting the 2-cascode structure symmetrical to each other as shown in fig. 6 is 2 times that of the LNA 2 adopting the 1-cascode structure as shown in fig. 4, so that the range of the gain is increased, and the range of the gain adjustment is made larger.
In one possible implementation, the number of LNA 2 in the LNA module 4 may be 2, or may be 3 or 4, which is not limited in the embodiment of the present application.
In one possible implementation, the model of each LNA2 in the LNA module 4 may be the same or different, and the embodiment of the present application is not limited to the model of each LNA2 in the LNA module 4.
In the embodiment of the present application, in the case where the number of LNAs 2 in the LNA module 4 is 2, the LNA module 4 includes a first LNA 41 and a second LNA 42, as shown in fig. 7, for example. The first ends of the first LNA 41 and the second LNA 42 are connected with the first end of the LNA module 4, the second ends of the first LNA 41 and the second LNA 42 are connected with the second end of the LNA module 4, the bias ends of the first LNA 41 and the second LNA 42 are connected with the bias ends of the LNA module 4, the grounding ends of the first LNA 41 and the second LNA 42 are connected with the grounding end of the LNA module 4, and the control ends of the first LNA 41 and the second LNA 42 are connected with the control end of the LNA module 4.
Also, in the embodiment of the present application, in the case where the number of LNAs 2 in the LNA module 4 is 3, the LNA module 4 includes, as shown in fig. 8, a first LNA 41, a second LNA 42, and a third LNA 43. The first ends of the first LNA 41, the second LNA 42 and the third LNA 43 are all connected with the first end of the LNA module 4, the second ends of the first LNA 41, the second LNA 42 and the third LNA 43 are all connected with the second end of the LNA module 4, the bias ends of the first LNA 41, the second LNA 42 and the third LNA 43 are all connected with the bias ends of the LNA module 4, the grounding ends of the first LNA 41, the second LNA 42 and the third LNA 43 are all connected with the grounding end of the LNA module 4, and the control ends of the first LNA 41, the second LNA 42 and the third LNA 43 are all connected with the control end of the LNA module 4.
Also, in the embodiment of the present application, in the case where the number of LNAs 2 in the LNA module 4 is 4, the LNA module 4 includes, as shown in fig. 9, a first LNA 41, a second LNA 42, a third LNA 43, and a fourth LNA 44. The first ends of the first LNA 41, the second LNA 42, the third LNA 43 and the fourth LNA 44 are all connected with the first end of the LNA module 4, the second ends of the first LNA 41, the second LNA 42, the third LNA 43 and the fourth LNA 44 are all connected with the second end of the LNA module 4, the bias ends of the first LNA 41, the second LNA 42, the third LNA 43 and the fourth LNA 44 are all connected with the bias ends of the LNA module 4, the grounding ends of the first LNA 41, the second LNA 42, the third LNA 43 and the fourth LNA 44 are all connected with the grounding end of the LNA module 4, and the control ends of the first LNA 41, the second LNA 42, the third LNA 43 and the fourth LNA 44 are all connected with the control end of the LNA module 4.
In the embodiment of the present application, when the number of LNA 2 in the LNA module 4 is greater than 4, the connection manner is similar to that when the number is 2,3, and 4, and will not be described here again.
Illustratively, as shown in fig. 10, in one possible implementation, the first impedance matching circuit 5 includes a first switch S1, a second switch S2, a first capacitor C21, a first adjustable capacitor C11, and a first adjustable resistor R1. The first end of the first switch S1 is connected with the first end of the LNA module 4, the second end of the first switch S1 is connected with the first end of the first adjustable capacitor C11, and the control end of the first switch S1 is connected with the controller 3. The second end of the first adjustable capacitor C11 is grounded, and the control end of the first adjustable capacitor C11 is connected with the controller 3. The first end of the second switch S2 is connected with the first end of the LNA module 4, the second end of the second switch S2 is connected with the first end of the first capacitor C21, and the control end of the second switch S2 is connected with the controller 3. The second end of the first capacitor C21 is connected to the first end of the first adjustable resistor R1. The second end of the first adjustable resistor R1 is connected with the second end of the LNA module 4, and the control end of the first adjustable resistor R1 is connected with the controller 3.
In one possible implementation, the first switch S1 and the second switch S2 may be MOSFET transistors, or may be IGBTs, and the types of the first switch S1 and the second switch S2 are not limited in the embodiments of the present application.
The first impedance matching circuit 5 in the embodiment of the present application shown in fig. 10 operates as follows:
The first impedance matching circuit 5 includes two branches, a first branch and a second branch. The first branch and the second branch are independent. The first branch comprises a first switch S1 and a first adjustable capacitance C11. The first end of the first branch is connected with the first end of the LNA module 4, and the second end is grounded. Specifically, the first end of the first switch S1 is the first end of the first branch, the second end of the first adjustable capacitor C11 is the second end of the first branch, the second end of the first switch S1 is connected with the first end of the first adjustable capacitor C11, that is, in series, and the control ends of the first switch S1 and the first adjustable capacitor C11 are connected with the controller 3. The controller 3 can individually adjust the impedance of the first impedance matching circuit 5 by controlling the closing of the first switch S1 and adjusting the capacitance of the first adjustable capacitance C11. The second branch comprises a second switch S2, a first capacitor C21 and a first adjustable resistor R1. The first end of the second branch is connected with the first end of the LNA module 4, and the second end is connected with the second end of the LNA module 4. Specifically, the first end of the second switch S2 is the first end of the first branch, the second end of the first adjustable resistor R1 is the second end of the first branch, the second end of the second switch S2 is connected with the first end of the first capacitor C21, that is, in series, the second end of the first capacitor C21 is connected with the first end of the first adjustable resistor R1, that is, the second switch S2, the first capacitor C21 and the first adjustable resistor R1 are connected in series. The control ends of the second switch S2 and the first adjustable resistor R1 are connected with the controller 3, and the controller 3 can adjust the impedance of the series connection of the first capacitor C21 and the first adjustable resistor R1 by controlling the closing of the second switch S2 and adjusting the resistance value of the first adjustable resistor R1, so that the impedance of the first impedance matching circuit 5 can be independently adjusted. The controller 3 adjusts the impedance of the first impedance matching circuit 5 by controlling the closing of the first switch S1 and adjusting the capacitance of the first adjustable capacitor C11 and the closing of the second switch S2 and the resistance value of the first adjustable resistor R1, respectively, so as to match the impedance corresponding to the number of turns on of the LNA 2. For example, when 1 LNA 2 is turned on, the impedance corresponding to the matching is the first impedance. When the 2 LNAs 2 are turned on, the corresponding matched impedance is the second impedance. Similarly, the number of turned-on LNA 2 is different, and the impedance matched by the corresponding first impedance matching circuit 5 is different. Thereby ensuring that the gain adjusting circuit 1 still satisfies a 50 ohm impedance match after adjusting the gain.
Specifically, in one possible implementation, the controller 3 adjusts the impedance of the first impedance matching circuit 5, including controlling the first switch S1 to close and adjust the capacitance of the first adjustable capacitor C11, or controlling the second switch S2 to close and adjust the resistance of the first adjustable resistor R1, or controlling the first switch S1 and the second switch S2 to close and adjust the capacitance of the first adjustable capacitor C11 and the resistance of the first adjustable resistor R1.
Illustratively, as shown in fig. 10, since the first branch and the second branch are independent, the impedance of the first impedance matching circuit 5 is adjusted, including three cases, 1) when the first switch S1 is closed and the second switch S2 is opened, the impedance of the first impedance matching circuit 5 is adjusted by adjusting the capacitance of the first adjustable capacitor C11, and at this time, the impedance of the first impedance matching circuit 5 is the impedance of the first adjustable capacitor C11. 2) When the first switch S1 is turned off and the second switch S2 is turned on, the impedance of the first impedance matching circuit 5 is adjusted by adjusting the resistance value of the first adjustable resistor R1, and at this time, the impedance of the first impedance matching circuit 5 is the impedance of the first capacitor C21 and the first adjustable resistor R1 connected in series. 3) When the first switch S1 is closed and the second switch S2 is closed, the impedance of the first impedance matching circuit 5 is adjusted by adjusting the capacitance of the first adjustable capacitor C11 and the resistance value of the first adjustable resistor R1, and at this time, the impedance of the first impedance matching circuit 5 is the impedance of the first adjustable capacitor C11 connected in parallel with the series circuit of the first capacitor C21 and the first adjustable resistor R1.
In the embodiment of the present application, since the first end of the first impedance matching circuit 5 is connected to the second end of the first inductance Lg, the first inductance Lg and the first impedance matching circuit 5 jointly adjust the impedance of the gain adjustment circuit 1 when adjusting the impedance of the first impedance matching circuit 5.
Because the scheme of adjusting the gain through the LNA module 4 is only applicable to the application scene of low gain of the radio frequency signal. Specifically, in the embodiment of the present application, in the linear range, the smaller the power of the input radio frequency signal, the larger the gain of the LNA 2, and the larger the power of the input radio frequency signal, the smaller the gain of the LNA 2. When the signal intensity of the input radio frequency signal is low, the gain can be adjusted by the LNA module 4 and then output. When the signal strength of the input rf signal is high, the LNA 2 is saturated due to the excessive input signal, and the LNA 2 is not required to amplify the rf signal, or even attenuate the rf signal, so the scheme of adjusting the gain by the LNA module 4 is not suitable. Therefore, other schemes are needed to attenuate, and in order to further save area and increase linearity index at high signal strength, a Bypass (Bypass) circuit is typically used to adjust the attenuation coefficient to attenuate it. In the embodiment of the application, after the attenuation coefficient is adjusted by adopting the bypass circuit, the attenuated signal is input to the mixer.
In the scheme of adjusting the gain of the LNA module 4, in order to ensure the noise figure of the LNA module 4 at the highest gain, the front end of the main path (i.e. the path in which the first inductor Lg and the LNA module 4 are connected in series) will not be added with a switching element, so the LNA module 4 and the first impedance matching circuit 5 need to be disconnected first. Illustratively, as shown in fig. 11, all of the switching transistors Mn1, mn2, mn3, and Mn4 in the LNA module 4 are turned off, and the first switch S1 and the second switch S2 of the first impedance matching circuit 5 are also turned off. After the LNA module 4 and the first impedance matching circuit 5 are disconnected, the second inductor Ls1, the third inductor Ls2, the LNA module 4 and the first impedance matching circuit 5 may be equivalent to an equivalent impedance circuit 6 including the isolation capacitor C, the parasitic capacitor Cgs and the inductor Ls, as illustrated in fig. 11, for example. The isolation capacitor C includes a first isolation capacitor C1 and a second isolation capacitor C2. The inductance Ls includes a second inductance Ls1 and a third inductance Ls2.
Furthermore, after the LNA module 4 and the first impedance matching circuit 5 are disconnected, the attenuation coefficient of the bypass circuit needs to be adjusted to attenuate the input radio frequency signal, and the impedance corresponding to the attenuation coefficient needs to be matched through the impedance matching circuit, so that the gain adjusting circuit 1 can still meet the matching of 50 ohm impedance after the attenuation coefficient is adjusted through the bypass circuit. Therefore, the gain adjustment circuit 1in the embodiment of the present application may further include a bypass circuit and a second impedance matching circuit.
Illustratively, as shown in fig. 12, in one possible implementation, the gain adjustment circuit 1 further comprises a bypass circuit 7 and a second impedance matching circuit 8. The first end of the second impedance matching circuit 8 is connected to the first end of the first inductance Lg, the second end of the second impedance matching circuit 8 is grounded, and the control end of the second impedance matching circuit 8 is connected to the controller 3. The first end of the bypass circuit 7 is connected with the first end of the LNA module 4, the second end of the bypass circuit 7 is connected with the second end of the LNA module 4, and the control end of the bypass circuit 7 is connected with the controller 3.
The gain adjustment circuit 1 in the embodiment of the present application shown in fig. 12 operates as follows:
the first end of the bypass circuit 7 is connected to the first end of the LNA module 4, and the second end of the bypass circuit 7 is connected to the second end of the LNA module 4, that is, the bypass circuit 7 is connected in parallel with the LNA module 4 and the first impedance matching circuit 5. The first end of the second impedance matching circuit 8 is connected to the first end of the first inductance Lg, and the second end of the second impedance matching circuit 8 is grounded, that is, the second impedance matching circuit 8 is hung on the first end of the first inductance Lg.
Under the condition that the signal intensity of the input radio frequency signal is lower, the controller 3 controls the LNA module 4 and the first impedance matching circuit 5 to be conducted, and controls the bypass circuit 7 and the second impedance matching circuit 8 to be disconnected, so that on the premise of ensuring that the radio frequency signal with low signal intensity is input, the gain can be adjusted on the basis of low-power consumption LNA 2 by reducing the conduction quantity of the LNA 2. Under the condition that the signal intensity of the input radio frequency signal is very high, the controller 3 controls the LNA module 4 to be disconnected from the first impedance matching circuit 5, and controls the bypass circuit 7 to be conducted with the second impedance matching circuit 8, so that on the premise that the input radio frequency signal with high signal intensity is input, the input radio frequency signal can be attenuated by adjusting the attenuation coefficient of the bypass circuit 7, and the impedance corresponding to the attenuation coefficient of the bypass circuit 7 is matched through the second impedance matching circuit 8 in the attenuation gain process, so that the gain adjusting circuit 1 can still meet the matching of 50 ohm impedance after the attenuation coefficient is adjusted. Therefore, the gain adjusting circuit 1 can adjust the gain based on the low power consumption LNA 2 by reducing the number of turned-on LNAs 2 when the low signal strength radio frequency signal is inputted, and can attenuate the gain in cooperation with the bypass circuit 7 when the high signal strength radio frequency signal is inputted, so that the gain adjusting scheme of the front end of the low power consumption radio frequency receiver can be provided.
The circuit obtained by disconnecting the LNA module 4 and the first impedance matching circuit 5 is equivalent to an equivalent impedance circuit 6, and as shown in fig. 13, the gain adjusting circuit 1 in the embodiment of the present application includes a first inductance Lg, the equivalent impedance circuit 6, a bypass circuit 7, a second impedance matching circuit 8, and a controller 3. The first end of the second impedance matching circuit 8 is connected to the first end of the first inductance Lg, the second end of the second impedance matching circuit 8 is grounded, and the control end of the second impedance matching circuit 8 is connected to the controller 3. The first end of the bypass circuit 7 is connected to the second end of the first inductance Lg, the second end of the bypass circuit 7 is connected to the second end of the equivalent impedance circuit 6, and the control end of the bypass circuit 7 is connected to the controller 3. Because the bypass circuit 7 and the second impedance matching circuit 8 work only when the signal intensity of the input radio frequency signal is very high, the input radio frequency signal can be attenuated by adjusting the attenuation coefficient of the bypass circuit 7 on the premise of inputting the radio frequency signal with high signal intensity, and the impedance corresponding to the attenuation coefficient of the bypass circuit 7 is matched through the second impedance matching circuit 8 in the attenuation gain process, so that the gain adjusting circuit 1 can still meet the matching of 50 ohm impedance after the attenuation coefficient is adjusted.
Illustratively, as shown in fig. 14, in one possible implementation, the bypass circuit 7 includes a third switch S3, a fourth switch S4, and a second adjustable resistor R2. The first end of the third switch S3 is connected with the first end of the LNA module 4 (or the equivalent impedance circuit 6), the second end of the third switch S3 is connected with the first end of the second adjustable resistor R2, the control end of the third switch S3 is connected with the controller 3, the second end of the second adjustable resistor R2 is grounded, the control end of the second adjustable resistor R2 is connected with the controller 3, the first end of the fourth switch S4 is connected with the first end of the LNA module 4 (or the equivalent impedance circuit 6), the second end of the fourth switch S4 is connected with the second end of the LNA module 4 (or the equivalent impedance circuit 6), and the control end of the fourth switch S4 is connected with the controller 3.
In one possible implementation, the third switch S3 and the fourth switch S4 may be MOSFET transistors, or may be IGBTs, and the types of the third switch S3 and the fourth switch S4 are not limited in the embodiments of the present application.
The bypass circuit 7 in the embodiment of the application shown in fig. 14 operates as follows:
The bypass circuit 7 comprises a third switch S3, a fourth switch S4 and a second adjustable resistor R2. The fourth switch S4 is connected in parallel with the LNA module 4, and the second end of the third switch S3 is connected in series with the second adjustable resistor R2 and is connected to the first end of the fourth switch S4. The control ends of the third switch S3, the fourth switch S4 and the second adjustable resistor R2 are all connected with the controller 3. The controller 3 accesses the main path of the bypass circuit 7 by controlling the fourth switch S4 to close. And the third switch S3 is controlled to be closed and connected with the second adjustable resistor R2, so that the main path of the bypass circuit 7 is shunted, and the attenuation coefficient of the bypass circuit 7 is adjusted. Further, the magnitude of the attenuation coefficient is adjusted by adjusting the resistance of the second adjustable resistor R2. By connecting the bypass circuit 7 composed of the third switch S3, the fourth switch S4 and the second adjustable resistor R2 in parallel on the LNA module 4, the input radio frequency signal can be attenuated by adjusting the attenuation coefficient of the bypass circuit 7 under the condition that the signal intensity of the input radio frequency signal is very high.
Illustratively, as shown in fig. 15, in one possible implementation, the second impedance matching circuit 8 includes a fifth switch S5, a third adjustable resistor R3, and a second adjustable capacitor C12. The first end of the fifth switch S5 is connected with the first end of the first inductor Lg, the second end of the fifth switch S5 is connected with the first end of the third adjustable resistor R3, the control end of the fifth switch S5 is connected with the controller 3, the second end of the third adjustable resistor R3 is connected with the first end of the second adjustable capacitor C12, and the control end of the third adjustable resistor R3 is connected with the controller 3. The second end of the second adjustable capacitor C12 is grounded, and the control end of the second adjustable capacitor C12 is connected with the controller 3.
In one possible implementation, the fifth switch S5 may be a MOSFET or an IGBT, and the type of the fifth switch S5 is not limited in the embodiment of the present application.
The second impedance matching circuit 8 in the embodiment of the present application shown in fig. 15 operates as follows:
the second impedance matching circuit 8 is connected to the first end of the first inductor Lg. The fifth switch S5, the third adjustable resistor R3 and the second adjustable capacitor C12 are connected in series and then grounded. The controller 3 is connected to the third adjustable resistor R3 and the second adjustable capacitor C12 by controlling the closing of the fifth switch S5, and adjusts the impedance corresponding to the attenuation coefficient by adjusting the series impedance of the third adjustable resistor R3 and the second adjustable capacitor C12, so as to ensure that the impedance corresponding to the attenuation coefficient is matched through the second impedance matching circuit 8 while the attenuation coefficient is adjusted through the bypass circuit 7 on the premise of inputting the radio frequency signal with high signal strength, thereby ensuring that the gain adjusting circuit 1 still can meet the matching of 50 ohm impedance after the attenuation coefficient is adjusted.
In order to solve the above-mentioned problems, the embodiment of the present application also provides a gain adjustment method, and as such, can realize gain adjustment based on low-power consumption LNA 2 by reducing the number of turned-on LNAs 2. In the embodiment of the present application, the LNA module 4 includes the first LNA 41 and the second LNA 42 as an example, and the gain adjustment method of the present application will be specifically described.
As shown in fig. 16, an exemplary gain adjustment method according to an embodiment of the present application is applied to an electronic device 100, where the electronic device 100 includes a noise amplifier LNA module 4, a first impedance matching circuit 5, a first inductance Lg, a second inductance Ls1, a third inductance Ls2, and a controller 3, and the controller 3 is configured to execute the gain adjustment method. The connection relationship among the LNA module 4, the first impedance matching circuit 5, the first inductance Lg, the second inductance Ls1, the third inductance Ls2, and the controller 3 is the same as that in the gain adjustment circuit 1 described above, and will not be described here again. The gain adjustment method may include steps S1601-S1604:
In step S1601, the controller 3 adjusts the number of turned-on LNAs 2 in the LNA module 4 and the impedance of the first impedance matching circuit 5 according to the signal strength of the input rf signal.
The controller 3 may determine the required gain based on the signal strength of the incoming radio frequency signal. The controller 3 controls the conducting number of the LNA 2 according to the required gain, and matches different impedances through the first impedance matching circuit 5 according to the gains corresponding to different conducting numbers of the LNA 2, so as to ensure that the gain adjusting circuit 1 can still meet the matching of 50 ohm impedance after adjusting the gains. Therefore, it is possible to realize gain adjustment on the basis of the low power consumption LNA 2 by reducing the number of turns on of the LNA 2.
In step S1602, when the signal strength of the input radio frequency signal is equal to or less than the first signal strength threshold, the controller 3 controls the first LNA 41 and the second LNA 42 to be turned on, and adjusts the impedance of the first impedance matching circuit 5 to be the first impedance.
The first signal strength threshold is a threshold of the signal strength of the radio frequency signal when the LNA module 4 needs to adjust the large gain, and may be set according to actual needs. For example, the signal intensities of the radio frequency signals when the large gain is required to be adjusted by the LNA module 4 can be obtained by statistics, such as statistics of the mean value, the median value, the minimum value, the maximum value, etc. of the signal intensities of the radio frequency signals when the large gain is required to be adjusted by the LNA module 4, and the signal intensities can also be set according to experience values.
When the signal strength of the input radio frequency signal is less than or equal to the first signal strength threshold, it indicates that the input signal is small, and the LNA module 4 needs to adjust a large gain, so that the number of conducted LNAs 2 does not need to be reduced, and therefore, the controller 3 controls the first LNA 41 and the second LNA 42 to be conducted and matches the corresponding impedance when the first LNA 41 and the second LNA 42 are conducted, that is, adjusts the impedance of the first impedance matching circuit 5 to be the first impedance, in other words, the first impedance is the matching impedance corresponding to the conducted first LNA 41 and the second LNA 42, so as to ensure that the gain adjusting circuit 1 can still meet the matching of 50 ohms impedance.
In step S1603, when the signal strength of the input radio frequency signal is greater than the first signal strength threshold and less than or equal to the second signal strength threshold, the controller 3 controls the first LNA 41 or the second LNA 42 to be turned on and adjusts the impedance of the first impedance matching circuit 5 to be the second impedance, wherein the second signal strength threshold is greater than the first signal strength threshold.
The second signal strength threshold is a threshold of the signal strength of the radio frequency signal when the LNA module 4 is not required to adjust the large gain, and may be set according to actual needs. For example, the signal intensities of the radio frequency signals when the large gain is not required to be adjusted by the LNA module 4 can be obtained by statistics, such as statistics of the mean value, the median value, the minimum value, the maximum value, etc. of the signal intensities of the radio frequency signals when the large gain is not required to be adjusted by the LNA module 4, and the signal intensities can also be set according to experience values.
When the signal strength of the input radio frequency signal is greater than the first signal strength threshold and less than or equal to the second signal strength threshold, it indicates that the input signal is greater, and the LNA module 4 is not required to adjust a large gain, so that the number of conducted LNAs 2 can be reduced, and therefore, the controller 3 controls the first LNA 41 or the second LNA 42 to be conducted and matches the impedance corresponding to the conducted first LNA 41 or the conducted second LNA 42, that is, adjusts the impedance of the first impedance matching circuit 5 to be the second impedance, that is, the matched impedance corresponding to the conducted first LNA 41 or the conducted second LNA 42, so as to ensure that the gain adjusting circuit 1 still can meet the matching of 50 ohm impedance.
The gain adjustment method described in the above steps S1602-S1603 essentially determines the gain to be adjusted according to the signal strength of the input rf signal, so as to control the on-state number of the LNA 2in the LNA module 4. And the impedance is matched on the feedback loop of the LNA module 4 through the first impedance matching circuit 5 (namely, the mode of series resistance, capacitance and parallel capacitance), so that the gain adjusting circuit 1 can still meet the impedance matching of 50 ohms after adjusting the gain.
In step S1604, when the signal strength of the input rf signal is greater than the second signal strength threshold, the controller 3 controls the first LNA 41 and the second LNA 42 to be turned off, controls the bypass circuit 7 and the second impedance matching circuit 8 to be turned on, and adjusts the attenuation coefficient of the bypass circuit 7 and the impedance of the second impedance matching circuit 8 according to the signal strength of the input rf signal.
The third signal strength threshold is a threshold of signal strength when the LNA module 4 is saturated due to the signal strength of the radio frequency signal, and may be set according to actual needs. For example, the signal strength of the radio frequency signal when the LNA module 4 is saturated may be obtained by counting a plurality of signal strengths of the radio frequency signal when the LNA module 4 is saturated, such as counting a mean value, a median value, or a minimum value of a plurality of signal strengths of the radio frequency signal when the LNA module 4 is saturated, or may be set according to an empirical value.
In case the signal strength of the input radio frequency signal is larger than the second signal strength threshold, it is indicated that the signal strength of the input radio frequency signal is high, because the input signal is too large, the LNA 2 is already saturated, and the LNA 2 is not required to amplify the radio frequency signal at this time, and even attenuation is required. Therefore, the LNA module 4 may be turned off first, that is, the controller 3 controls the first LNA 41 and the second LNA 42 to be turned off, and then the bypass circuit 7 is added, that is, the bypass circuit 7 is controlled to be turned on, so as to attenuate the signals. By adjusting the attenuation coefficient of the bypass circuit 7, further area savings and an increase in linearity index at high signal strengths are possible. And the second impedance matching circuit 8 can be controlled to be conducted so as to match the impedance corresponding to the attenuation coefficient of the bypass circuit 7, so that the gain adjusting circuit 1 can still meet the matching of 50 ohm impedance after the attenuation coefficient of the bypass circuit 7 is adjusted. Therefore, the gain can be adjusted on the basis of the low-power consumption LNA 2 by reducing the conduction number of the LNA 2 when the radio frequency signal with low signal strength is input, and the gain can be attenuated in cooperation with the bypass circuit 7 when the radio frequency signal with high signal strength is input, so that a gain adjustment scheme of the front end of the low-power consumption radio frequency receiver can be provided.
Specifically, referring to FIG. 15, in one possible implementation, the controller 3 controls the bypass circuit 7 and the second impedance matching circuit 8 to both be conductive, including controlling the third switch S3 to be closed, the fourth switch S4 to be closed, and the fifth switch S5 to be closed.
As is apparent from the above-described gain adjustment circuit 1, the bypass circuit 7 adjusts the attenuation coefficient through the third switch S3, the fourth switch S4, and the second adjustable resistor R2. When the controller 3 controls the bypass circuit 7 to be turned on, both the third switch S3 and the fourth switch S4 are turned on. The main path of the bypass circuit 7 including the fourth switch S4 is branched by the branch composed of the third switch S3 and the second adjustable resistor R2, so that the attenuation coefficient of the bypass circuit 7 is adjusted by adjusting the resistance value of the second adjustable resistor R2. Because the second impedance matching circuit 8 includes only one branch composed of the fifth switch S5, the third adjustable resistor R3 and the second adjustable capacitor C12, the controller 3 controls the second impedance matching circuit 8 to be turned on, and correspondingly controls the fifth switch S5 to be turned on, so that the branch composed of the fifth switch S5, the third adjustable resistor R3 and the second adjustable capacitor C12 is turned on, thereby matching the impedance corresponding to the attenuation coefficient of the bypass circuit 7.
Because the signal intensities of the input radio frequency signals are different, the impedance matched by the corresponding second impedance matching circuit 8 is also different, so that the controller 3 adjusts the attenuation coefficient of the bypass circuit 7 and the impedance of the second impedance matching circuit 8 according to the signal intensity of the input radio frequency signals, thereby ensuring that the gain adjusting circuit 1 still can meet the matching of 50 ohm impedance on the premise of adjusting the attenuation coefficient of the bypass circuit 7.
Specifically, referring to fig. 15, in one possible implementation, adjusting the attenuation coefficient of the bypass circuit 7 according to the signal strength of the input rf signal includes adjusting the resistance of the second adjustable resistor R2 according to the signal strength of the input rf signal. The impedance of the second impedance matching circuit 8 is adjusted according to the signal strength of the input radio frequency signal, including adjusting the capacitance of the second adjustable capacitor C12 and the resistance of the third adjustable resistor R3 according to the signal strength of the input radio frequency signal.
Similarly, as can be seen from the gain adjustment circuit 1 described above, the controller 3 adjusts the attenuation coefficient of the bypass circuit 7 according to the signal intensity of the input rf signal, and in essence, the controller 3 adjusts the resistance value of the second adjustable resistor R2 in the bypass circuit 7 according to the signal intensity of the input rf signal on the premise that the third switch S3 and the fourth switch S4 are both closed. Specifically, when the fourth switch S4 is controlled to be closed, the main path of the bypass circuit 7 is connected, and when the third switch S3 is controlled to be closed, the main path of the bypass circuit 7 is connected to the second adjustable resistor R2, so that the main path of the bypass circuit 7 is shunted, and the attenuation coefficient of the bypass circuit 7 is adjusted. The controller 3 adjusts the impedance of the second impedance matching circuit 8 according to the signal intensity of the input rf signal, and substantially, on the premise that the fifth switch S5 is closed, the controller 3 adjusts the series impedance of the second adjustable capacitor C12 and the third adjustable resistor R3 in the second impedance matching circuit 8 according to the signal intensity of the input rf signal, so as to adjust the impedance corresponding to the attenuation coefficient of the bypass circuit 7.
According to the gain adjustment circuit 1 described above, in the case where the signal strength of the input radio frequency signal is low, the controller 3 controls the LNA module 4 and the first impedance matching circuit 5 to be turned on, controls the bypass circuit 7 and the second impedance matching circuit 8 to be turned off, and adjusts the gain through the LNA module 4. When the signal strength of the input radio frequency signal is high, the controller 3 controls the LNA module 4 and the first impedance matching circuit 5 to be turned off, controls the bypass circuit 7 and the second impedance matching circuit 8 to be turned on, and attenuates the gain by adjusting the attenuation coefficient of the bypass circuit 7. It can be understood that the second signal strength threshold is a threshold for judging the signal strength of the radio frequency signal, and the two gain adjustment modes of the LNA module 4 and the bypass circuit 7 are switched by judging the signal strength of the input radio frequency signal and the magnitude of the second signal strength threshold, so as to adjust the gain.
In the gain adjustment method described in the above steps S1601-S1604, in the case where the LNA module 4 includes n LNAs 2, where n is a positive integer and n >2, the gain adjustment method of the LNA module 4 including the first LNA 41 and the second LNA 42 may be extended to obtain the corresponding gain adjustment method based on n=2. Similarly, as shown in fig. 8, for example, when n=3, the gain adjustment is divided into three steps, and when the signal strength of the input radio frequency signal is less than or equal to the first signal strength threshold, the controller 3 controls all of the 3 LNAs 2 to be turned on and adjusts the impedance of the first impedance matching circuit 5 to be the first impedance, when the signal strength of the input radio frequency signal is greater than or equal to the first signal strength threshold and less than or equal to the second signal strength threshold, the controller 3 controls all of the 2 LNAs 2 to be turned on and adjusts the impedance of the first impedance matching circuit 5 to be the second impedance, when the signal strength of the input radio frequency signal is greater than or equal to the second signal strength threshold and less than or equal to the third signal strength threshold, and when the signal strength of the input radio frequency signal is greater than or equal to the second signal strength threshold and less than or equal to the third signal strength threshold, the controller 3 controls all of the 1 LNA 2 to be turned on and adjusts the impedance of the first impedance matching circuit 5 to be the third impedance. As shown in fig. 9, the gain adjustment is divided into four stages, when n=4, the controller 3 controls 4 LNAs 2 to be all turned on and adjusts the impedance of the first impedance matching circuit 5 to be a first impedance in the case that the signal strength of the input radio frequency signal is equal to or lower than a first signal strength threshold value, the controller 3 controls 3 LNAs 2 to be turned on and adjusts the impedance of the first impedance matching circuit 5 to be a second impedance in the case that the signal strength of the input radio frequency signal is equal to or lower than a second signal strength threshold value, the second signal strength threshold value is greater than the first signal strength threshold value, the controller 3 controls 2 LNAs 2 to be turned on and adjusts the impedance of the first impedance matching circuit 5 to be a third impedance in the case that the signal strength of the input radio frequency signal is equal to or lower than a third signal strength threshold value, and controls 1 to be turned on and adjusts the fourth impedance to be a fourth signal strength threshold value in the case that the signal strength of the input radio frequency signal is equal to or higher than the third signal strength threshold value, and the controller 3 controls 2 to be turned on and adjusts the first impedance matching circuit 5 to be a fourth impedance in the case that the signal strength of the input radio frequency signal is equal to or lower than the third signal strength threshold value is equal to or lower than the fourth signal strength threshold value. By the pushing, the values of n are different, and the gears of gain adjustment are different. In the embodiment of the present application, when the number n of the LNAs 2 in the LNA module 4 is greater than 4, the gain adjustment method is similar to that when the number n is 2,3, or 4, and will not be described here again.
In the gain adjustment method described in the above steps S1601-S1604, when n=4, the LNA module 4 includes the first LNA 41, the second LNA 42, the third LNA 43 and the fourth LNA 44 in the embodiment of the present application, the gain adjustment method of the present application will be specifically described.
The gain adjustment method described in steps S1601-S1604 may be divided into two gain adjustment modes, 1) an LNA module adjustment mode and 2) a bypass adjustment mode. The LNA module adjusting mode corresponds to the above steps S1602-S1603, and the controller 3 controls the conducting number of LNA 2in the LNA module 4 according to the signal intensity of the input RF signal. The bypass adjustment mode, corresponding to the above description of step S1604, the controller 3 adjusts the attenuation coefficient of the bypass circuit 7 according to the signal strength of the input radio frequency signal.
In the embodiment of the present application, the initial gain value may be set to 24db, the model of each LNA 2 is the same, the gain attenuation value of each LNA 2 is 6db, and the attenuation value of the regulation bypass circuit 7 is divided into four steps, and the gain attenuation value of each step is also 6db. Exemplary, as shown in table 1:
TABLE 1 gain attenuation in different gain adjustment modes
As can be seen from Table 1, the threshold for switching the LNA module tuning mode and the bypass tuning mode is 6db. When the signal strength of the input radio frequency signal is less than or equal to the first signal strength threshold, the controller 3 controls the 4 LNAs 2 to be all turned on, and adjusts the impedance of the first impedance matching circuit 5 to be the first impedance, at this time, the gain is attenuated by 0db (i.e., -0 db), and the gain value is 24db. Under the condition that the signal strength of the input radio frequency signal is larger than the first signal strength threshold value and smaller than or equal to the second signal strength threshold value, the controller 3 controls 3 LNAs 2 to be conducted, and adjusts the impedance of the first impedance matching circuit 5 to be second impedance, wherein the second signal strength threshold value is larger than the first signal strength threshold value, at the moment, the gain is attenuated by 6db (namely-6 db), and the gain value is 18db. When the signal strength of the input radio frequency signal is greater than the second signal strength threshold and less than or equal to the third signal strength threshold, the controller 3 controls 2 LNAs 2 to be turned on, adjusts the impedance of the first impedance matching circuit 5 to be the third impedance, and the third signal strength threshold is greater than the second signal strength threshold, and at this time, the gain is attenuated by 12db (i.e., -12 db), and the gain value is 12db. When the signal strength of the input radio frequency signal is greater than the third signal strength threshold and less than or equal to the fourth signal strength threshold, the controller 3 controls 1 LNA 2 to be turned on, adjusts the impedance of the first impedance matching circuit 5 to be the fourth impedance, and the fourth signal strength threshold is greater than the third signal strength threshold, and at this time, the gain is attenuated by 18db (i.e., -18 db), and the gain value is 6db. When the signal strength of the input radio frequency signal is greater than the fourth signal strength threshold and less than or equal to the fifth signal strength threshold, the controller 3 controls all the LNAs 2 to be turned off, controls the bypass circuit 7 and the second impedance matching circuit 8 to be turned on, controls the attenuation coefficient of the bypass circuit 7 to be a first gear, and adjusts the impedance of the second impedance matching circuit 8 to be a fifth impedance, wherein the fifth signal strength threshold is greater than the fourth signal strength threshold, and at the moment, the gain is attenuated by 24db (namely-24 db), and the gain value is 0db. When the signal strength of the input radio frequency signal is greater than the fifth signal strength threshold and less than or equal to the sixth signal strength threshold, the controller 3 controls the attenuation coefficient of the bypass circuit 7 to be the second gear, and adjusts the impedance of the second impedance matching circuit 8 to be the sixth impedance, and the sixth signal strength threshold is greater than the fifth signal strength threshold, at this time, the gain is attenuated by 30db (i.e., -30 db), and the gain value is-6 db. When the signal strength of the input radio frequency signal is greater than the sixth signal strength threshold and less than or equal to the seventh signal strength threshold, the controller 3 controls the attenuation coefficient of the bypass circuit 7 to be third gear, and adjusts the impedance of the second impedance matching circuit 8 to be seventh impedance, and the seventh signal strength threshold is greater than the sixth signal strength threshold, at this time, the gain is attenuated by 36db (i.e., -36 db), and the gain value is-12 db. When the signal strength of the input radio frequency signal is greater than the seventh signal strength threshold and less than or equal to the eighth signal strength threshold, the controller 3 controls the attenuation coefficient of the bypass circuit 7 to be fourth gear, adjusts the impedance of the second impedance matching circuit 8 to be eighth impedance, and the eighth signal strength threshold is greater than the seventh signal strength threshold, at this time, the gain is attenuated by 42db (i.e., -42 db), and the gain value is-18 db.
The fourth signal strength threshold, the fifth signal strength threshold, the sixth signal strength threshold, the seventh signal strength threshold and the eighth signal strength threshold, which are the same as the first signal strength threshold, the second signal strength threshold and the third signal strength threshold described above, may be set according to actual needs, and the setting method thereof is the same as the first signal strength threshold, the second signal strength threshold and the third signal strength threshold described above, which will not be described herein again.
As can be seen from table 1, when the signal strength of the input rf signal is low, the purpose of attenuating the 6dB (i.e., -6 dB) gain of different multiples can be achieved by reducing the number of LNA 2 (corresponding to a 4-fold reduction in the number of switching transistors Mnm, m being a positive integer, m=1, 2,3, 4). When the signal intensity of the input radio frequency signal is higher, the purpose of attenuating the 6dB (namely-6 dB) gains of different multiples can be achieved by adjusting the attenuation coefficients of different gears of the bypass circuit 7.
In the embodiment of the present application, the attenuation gain value of each LNA 2 may be the same or different, may be 6db, may be other values, and the attenuation gain value of the bypass circuit 7 may be divided into four stages, may be divided into other stages other than four stages, and the attenuation gain of each stage may be the same or different, and the gain adjustment methods of other modes other than table 1 are the same as those described in table 1, which will not be repeated here.
The gain adjustment method described in the above steps S1601-S1604 can adjust the number of turns on of the LNAs 2 in the LNA module 4 including at least two LNAs 2 and the impedance of the first impedance matching circuit 5 connected in parallel with the LNA module 4 according to the signal strength of the input radio frequency signal when the signal strength of the input radio frequency signal is low. The attenuation coefficient of the bypass circuit 7 and the impedance of the second impedance matching circuit 8 can also be adjusted according to the signal strength of the input radio frequency signal when the signal strength of the input radio frequency signal is high. Therefore, the gain adjustment method described in the above steps S1601-S1604 can ensure that the gain can be adjusted on the basis of the low power consumption LNA 2 by reducing the number of turns on the LNA 2 on the premise of inputting the radio frequency signal with low signal strength. And the gains corresponding to the different on numbers of the LNAs 2 are matched with different impedances through the first impedance matching circuit 5, so that the gain adjusting circuit 1 can still meet the matching of 50 ohm impedances after adjusting the gains. The input radio frequency signal can be attenuated by adjusting the attenuation coefficient of the bypass circuit 7 on the premise of inputting the radio frequency signal with high signal strength. And the impedance corresponding to the attenuation coefficient of the bypass circuit 7 is matched through the second impedance matching circuit 8 in the process of attenuating the gain through the bypass circuit 7, so that the gain adjusting circuit 1 can still meet the matching of 50 ohm impedance after the attenuation coefficient is adjusted through the bypass circuit 7.
The gain adjusting circuit, the gain adjusting method and the electronic equipment provided by the embodiment of the application comprise an LNA module, a first impedance matching circuit connected in parallel with the LNA module, a bypass circuit connected in parallel with the LNA module, a first inductor Lg, a second inductor Ls1, a third inductor Ls2 and the impedance of a second impedance matching circuit connected with a main path where the LNA module is located in a hanging mode. When the signal intensity of the input radio frequency signal is low, the conduction quantity of LNAs in the LNA module comprising at least two LNAs and the impedance of the first impedance matching circuit connected in parallel with the LNA module can be adjusted according to the signal intensity of the input radio frequency signal. And when the signal intensity of the input radio frequency signal is higher, the attenuation coefficient of the bypass circuit and the impedance of the second impedance matching circuit can be adjusted according to the signal intensity of the input radio frequency signal. Therefore, according to the gain adjusting circuit, the method and the electronic equipment provided by the embodiment of the application, on the premise of inputting the radio frequency signal with low signal intensity, the gain can be adjusted on the basis of low-power consumption LNA by reducing the conduction number of the LNA. And the different impedances are matched through the first impedance matching circuit according to the gains corresponding to the different LNA conduction numbers, so that the gain adjusting circuit can still meet the matching of 50 ohm impedances after adjusting the gains. The input radio frequency signal can be attenuated by adjusting the attenuation coefficient of the bypass circuit on the premise of inputting the radio frequency signal with high signal intensity. And the impedance corresponding to the attenuation coefficient of the bypass circuit is matched through the second impedance matching circuit in the process of attenuating the gain, so that the gain adjusting circuit can still meet the matching of 50 ohm impedance after the attenuation coefficient is adjusted through the bypass circuit.
It will be appreciated that in order to achieve the above-described functionality, the electronic device comprises corresponding hardware and/or software modules that perform the respective functionality. The present application can be implemented in hardware or a combination of hardware and computer software, in conjunction with the example algorithm steps described in connection with the embodiments disclosed herein. Whether a function is implemented as hardware or computer software driven hardware depends upon the particular application and design constraints imposed on the solution. Those skilled in the art may implement the described functionality using different approaches for each particular application in conjunction with the embodiments, but such implementation decisions should not be interpreted as causing a departure from the scope of the present application.
The present embodiment may divide the functional modules of the electronic device according to the above method example, for example, each functional module may be divided corresponding to each function, or two or more functions may be integrated into one processing module. The integrated modules described above may be implemented in hardware. It should be noted that, in this embodiment, the division of the modules is schematic, only one logic function is divided, and another division manner may be implemented in actual implementation.
The embodiment of the application also provides a computer readable storage medium, in which a computer program code is stored, which when executed by the above-mentioned processor, causes the electronic device to perform the relevant method steps in the above-mentioned method embodiments.
The present application also provides a computer program product which, when run on a computer, causes the computer to perform the relevant method steps of the method embodiments described above.
The electronic device, the computer storage medium or the computer program product provided by the present application are used to execute the corresponding method provided above, and therefore, the advantages achieved by the present application may refer to the advantages in the corresponding method provided above, and will not be described herein.
It will be apparent to those skilled in the art from this description that, for convenience and brevity of description, only the above-described division of the functional modules is illustrated, and in practical application, the above-described functional allocation may be performed by different functional modules according to needs, i.e. the internal structure of the apparatus is divided into different functional modules to perform all or part of the functions described above.
In the several embodiments provided by the present application, it should be understood that the disclosed apparatus and method may be implemented in other manners. For example, the above-described apparatus embodiments are merely illustrative, and for example, the above-described division of modules or units is merely a logical function division, and there may be additional divisions when actually implemented, for example, multiple units or components may be combined or may be integrated into another apparatus, or some features may be omitted or not performed. Alternatively, the coupling or direct coupling or communication connection shown or discussed with each other may be an indirect coupling or communication connection via some interfaces, devices or units, which may be in electrical, mechanical or other form.
The units described above as separate components may or may not be physically separate, and components shown as units may be one physical unit or multiple physical units, may be located in one place, or may be distributed in a plurality of different places. Some or all of the units may be selected according to actual needs to achieve the purpose of the solution of this embodiment.
In addition, each functional unit in the embodiments of the present application may be integrated in one processing unit, or each unit may exist alone physically, or two or more units may be integrated in one unit. The functions of the integrated units can be realized in a form of hardware or a form of a software functional unit.
The integrated units described above may be stored in a readable storage medium if implemented in the form of software functional units and sold or used as stand-alone products. Based on such understanding, the technical solution of the embodiments of the present application, or a contributing part or all or part of the technical solution, may be embodied in the form of a software product, where the software product is stored in a storage medium, and includes several instructions to cause a device (may be a single-chip microcomputer, a chip or the like) or a processor (processor) to execute all or part of the steps of the above method according to the embodiments of the present application. The storage medium includes a U disk, a removable hard disk, a Read Only Memory (ROM), a random access memory (random access memory, RAM), a magnetic disk, an optical disk, or other various media capable of storing program codes.
The foregoing is merely illustrative of specific embodiments of the present application, but the scope of the present application is not limited thereto, and any changes or substitutions within the technical scope of the present application should be covered by the scope of the present application. Therefore, the protection scope of the application is subject to the protection scope of the claims.
Claims (24)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202510305589.4A CN119813978B (en) | 2025-03-14 | 2025-03-14 | Gain adjustment circuit, method and electronic device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202510305589.4A CN119813978B (en) | 2025-03-14 | 2025-03-14 | Gain adjustment circuit, method and electronic device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN119813978A CN119813978A (en) | 2025-04-11 |
| CN119813978B true CN119813978B (en) | 2025-09-02 |
Family
ID=95274953
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202510305589.4A Active CN119813978B (en) | 2025-03-14 | 2025-03-14 | Gain adjustment circuit, method and electronic device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN119813978B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105577258A (en) * | 2014-10-31 | 2016-05-11 | 天工方案公司 | Diversity Receiver Front End System With Switching Network |
| CN118508885A (en) * | 2024-07-22 | 2024-08-16 | 荣耀终端有限公司 | Low-noise amplifier, radio frequency chip and communication equipment |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6472935B2 (en) * | 1998-03-26 | 2002-10-29 | Maxim Integrated Products, Inc. | Combining networks for switchable path power amplifiers |
-
2025
- 2025-03-14 CN CN202510305589.4A patent/CN119813978B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105577258A (en) * | 2014-10-31 | 2016-05-11 | 天工方案公司 | Diversity Receiver Front End System With Switching Network |
| CN118508885A (en) * | 2024-07-22 | 2024-08-16 | 荣耀终端有限公司 | Low-noise amplifier, radio frequency chip and communication equipment |
Also Published As
| Publication number | Publication date |
|---|---|
| CN119813978A (en) | 2025-04-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN113594697B (en) | Low SAR antenna and electronic equipment | |
| US9629108B2 (en) | Apparatus and method for controlling power amplifier bias | |
| WO2012139344A1 (en) | Nfc dual-mode mobile terminal and communication method thereof | |
| JP5475126B2 (en) | Linearity of gain control in RF driven amplifier transmitter | |
| CN106233621A (en) | Differential cascode amplifier with selectively coupled gate terminals | |
| CN119813978B (en) | Gain adjustment circuit, method and electronic device | |
| CN115425390B (en) | A terminal antenna and electronic equipment | |
| CN118801828B (en) | Low noise amplifiers, RF circuits and electronic devices | |
| US12191816B2 (en) | Complementary balanced low-noise amplifier circuit | |
| CN118764006B (en) | Power amplifier circuits and electronic equipment | |
| CN113286230B (en) | Sound production circuit and terminal | |
| US12368412B2 (en) | Receiving module, packaging structure, printed circuit board, and electronic device | |
| EP4113276B1 (en) | Sound playback method and device | |
| CN218829922U (en) | Radio frequency module, radio frequency system and electronic equipment | |
| CN118715714A (en) | Conversion circuit and conversion method, radio frequency chip, radio frequency transceiver, and electronic equipment | |
| Rambeau et al. | Antenna and input stages of a 470-710 MHz silicon TV tuner for portable applications | |
| CN116054680B (en) | Motor driving circuit and terminal equipment | |
| CN118764044B (en) | Radio frequency circuit, power control method and electronic equipment | |
| CN117713851B (en) | Harmonic suppression circuit, radio frequency front-end module, wireless communication method and electronic device | |
| CN114389547B (en) | Amplifier circuit and radio frequency chip | |
| CN206270934U (en) | A kind of voice playing device and serial ports screen | |
| HK40069240A (en) | Method for playing sound and device | |
| CN117941249A (en) | Amplifying circuit, radio frequency receiver, communication module and electronic equipment | |
| CN120677605A (en) | Battery equalization circuit, control method and electronic equipment | |
| CN116915277A (en) | RF transceiver circuits, modules, systems and communication equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |