CN1195353C - Pulse area modulation digital power processing method and device - Google Patents
Pulse area modulation digital power processing method and device Download PDFInfo
- Publication number
- CN1195353C CN1195353C CNB011397861A CN01139786A CN1195353C CN 1195353 C CN1195353 C CN 1195353C CN B011397861 A CNB011397861 A CN B011397861A CN 01139786 A CN01139786 A CN 01139786A CN 1195353 C CN1195353 C CN 1195353C
- Authority
- CN
- China
- Prior art keywords
- circuit
- output
- signal
- input
- pulse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000003672 processing method Methods 0.000 title claims abstract description 7
- 238000005070 sampling Methods 0.000 claims description 15
- 238000000034 method Methods 0.000 claims description 12
- 238000001228 spectrum Methods 0.000 claims description 8
- 230000003321 amplification Effects 0.000 claims description 7
- 238000001914 filtration Methods 0.000 claims description 7
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 7
- 238000001208 nuclear magnetic resonance pulse sequence Methods 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000001010 compromised effect Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K7/00—Modulating pulses with a continuously-variable modulating signal
- H03K7/08—Duration or width modulation ; Duty cycle modulation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
- H03F3/217—Class D power amplifiers; Switching amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
- H03F3/217—Class D power amplifiers; Switching amplifiers
- H03F3/2175—Class D power amplifiers; Switching amplifiers using analogue-digital or digital-analogue conversion
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
- Dc-Dc Converters (AREA)
Abstract
The present invention relates to a pulse area modulation digital power processing method and a device. The device comprises a front end circuit 1, a double-threshold delaying comparison circuit 2, an integrating circuit 3, a drive circuit 7, a switch circuit 4, a power supply 5 and a filter circuit 6, wherein during the double-threshold comparison of impulse sequence signals and the control signals of the double-threshold delaying comparison circuit 2, when the impulse sequence signals go beyond an upper limit value, the double-threshold delaying comparison circuit outputs a low level; when the impulse sequence signals go beyond a lower limit value, the double-threshold delaying comparison circuit outputs a high level; the integrating circuit 3 takes samples at the output end of the main switch circuit 4, and outputs a feedback signal Y to the double-threshold delaying comparison circuit. The average output of the actual pulse area is consistent with that of a signal S, and waves which represent the pulse existence and are consistent with the pulse are superposed.
Description
Technical field
The present invention relates to a kind of pulse area modulation digital power processing method and device.
Background technology
Current in this area the conversion process to power two big class technology are arranged, one class is an analogue technique, it is common simulated power amplifier, it is to be the power with signal form with the DC power supply power transfer in the linear work district of device, because its conversion efficiency is extremely low, efficiency eta＜30% of common category-A power amplifier.The energy of the overwhelming majority is consumed and becomes heat, in order to raise the efficiency, reduce heating, simulated power amplifier also improves, developed the category-B power amplifier, its theoretical limit efficient is 78%, and actually can only reach about 50%, the distortion of this moment is to using insupportable stage (THD+N)＞5%, so A, category-B are compromised, developed AB1 and AB2 power-like amplifier, they coordinate between power and distortion, distribute, common this class technology gained η ≈ 30%, THD ≈ 0.5%.Present most power amplifier belongs to this type of.Another kind of is digital technology, it is common digital power amplifier, its device is fully operational on off state, so can expect, it is very high that its efficient can reach, be a much progress in this to analogue technique, it adopts pulse width modulating technology usually, under the control of signal, power is converted to a series of pulse powers, and each duty of ratio takes advantage of amplitude to equate (see figure 1) with the amplitude of signal in the corresponding time, so the frequency spectrum of this pulse train has comprised signal spectrum, can take out the power of signal form by filtering, theoretically, as long as sample frequency is greater than the highest frequency component of twice signal, restoring signal fully under the meaning of frequency band limits then, output signal power, but in fact because various components and parts, drive, power supply, the influence of factors such as temperature make the pulse distortion, and this distortion can not be estimated, so the distortion of this power amplifier is too big in actual the use, when large-signal even reach THD ≈ 10%.
In addition, the pulse width modulation digital power amplifier can accurately reproduce and undistorted amplification in theory fully, but because the switching time of components and parts and each parameter of circuit make the front and back of pulse along inclination, again because the pressure drop of the internal resistance of source and switch element, the top of output pulse is tilted, as shown in Figure 2, the actual pulse area S that forms
0' and the desirable area S of pulse width modulation
0Unequal.This difference all can produce in each pulse, and this has finally produced wave distortion, and frequency is high more, and power is big more, and then distortion is serious more.
Up to the present, the situation of the Power Processing of electronic technology field is, the efficient of simulated power amplifier is too low, and the digital power amplifier distortion of pulse width modulation is too big.
Summary of the invention
The object of the present invention is to provide a kind of pulse area modulation digital power processing method and device, to overcome the defective of prior art.
According to an aspect of the present invention, a kind of pulse area modulation digital power processing method has been proposed, signal converts the power output of amplification to through front end circuit, two limit delay comparison circuit, drive circuit, switching circuit and filter circuit, integrating circuit is from the output sampling of switching circuit, and export to a feedback of this pair limit delay comparison circuit comparison signal, this method may further comprise the steps:
Input signal is carried out pre-process in front end circuit;
The output signal of front end circuit is compared at two limit delay comparison circuits with the feedback comparison signal, when feeding back comparison signal greater than higher limit, this pair limit delay comparison circuit output low level, when feeding back comparison signal less than lower limit, this pair limit delay comparison circuit output high level;
Output level control Driver Circuit by this pair limit delay comparison circuit;
The power that power supply is provided according to the output of drive circuit is converted to the pulse train of amplification by switching circuit;
With the pulse train that is exaggerated after filtration wave circuit carry out filtering output, have the amplifying power output consistent with signal;
Obtain feeding back comparison signal by integrating circuit in the output sampling of switching circuit.
According to another aspect of the present invention, a kind of pulse area modulation digital power processing unit has been proposed, this device comprises: front end circuit, two limit delay comparison circuits, integrating circuit, drive circuit, switching circuit, power supply and filter circuit, wherein: the input input signal of this front end circuit, this front end circuit output is connected with the input of this pair limit delay comparison circuit, the output of this pair limit delay comparison circuit is connected with the input of this drive circuit, this drive circuit output is connected with the input of this switching circuit, the power that the output of this switching circuit is amplified through this filter circuit output, the input of this integrating circuit is connected with the output of switching circuit, the output of this integrating circuit flows to this pair limit delay comparison circuit, power supply flows to switching circuit with electrical power, and converts the pulse train with signal spectrum therein to.Feedback signal is by the output sampling of integrating circuit at switching circuit, obtain pulse area the average output pulse sequence signal consistent with switching signal superpose, this feedback signal inputs to this pair limit delay comparison circuit, this pair limit delay comparison circuit output low level when feeding back comparison signal greater than preset value delta of input signal, output high level when feeding back comparison signal less than preset value delta of input signal.
Description of drawings
Concrete function of the present invention and characteristics will be further clear and definite by the embodiment description taken together with the accompanying drawings, and following embodiment just is used to illustrate the present invention, rather than limit the present invention,
Wherein:
Fig. 1 is the operation principle of pulse width modulation digital power amplifier;
Fig. 2 is the distortion reason of pulse width modulation digital power amplifier;
Fig. 3 is the block diagram according to the pulse area modulation digital power processing unit of the first embodiment of the present invention;
Fig. 4 is two limit delay comparison circuit working state schematic representations;
Fig. 5 is the block diagram of pulse area modulation digital power processing unit according to a second embodiment of the present invention;
Fig. 6 is the block diagram of the pulse area modulation digital power processing unit of a third embodiment in accordance with the invention.
Embodiment
In the explanation of following embodiment, identical part represents that with identical label they have same or analogous function, and not repeat specification.
(see figure 3) in the first embodiment of the present invention, this pulse area modulation digital power processing unit has front end circuit 1, two limit delay comparison circuit 2, integrating circuit 7, drive circuit 3, switching circuit 4 and filter circuit 6, and power supply 5 provides electric energy for switching circuit 4.
The signal S that is imported by the input of this front end circuit 1 flows to two limit delay comparison circuits 2 through pre-process, this integrating circuit 7 carries a feedback comparison signal Y for this pair limit delay comparison circuit, above-mentioned two signals are relatively also determined its output state in this pair limit delay comparison circuit 2, in any moment, when feedback comparison signal (see figure 4) during greater than S (t)+Δ, this pair limit delay comparison circuit 2 is output as low level, when feedback comparison signal during less than S (t)-Δ, this pair limit delay comparison circuit 2 is output as high level, the switch element of output in overdrive circuit 3 control switch circuit 4 of this pair limit delay comparison circuit 2, the electrical power that power supply 5 is provided converts the pulse output of the amplification with input signal S feature to, and by exporting after filter circuit 6 Filtering Processing.
This integrating circuit 7 is from the output sampling of switching circuit 4 simultaneously, and export to this pair limit delay comparison circuit one feedback signal Y, the feedback signal Y of this integrating circuit 7 outputs be the actual pulse area average output consistent with signal S, also superposeed and represented fluctuating accordingly that pulse has or not with pulse.
(see figure 5) in the second embodiment of the present invention, this pulse area modulation digital power processing unit has front end circuit 1, two limit delay comparison circuit 2, integrating circuit 7, drive circuit 3, switching circuit 4, feedback network 8 and filter circuit 6, and power supply 5 provides electric energy for switching circuit 4.This feedback network 8 is taken a sample from the output of switching circuit 4, and feeds back to the input of this front end circuit 1, forms negative feedback, improves the effect that this digital power is handled.
(see figure 6) in the third embodiment of the present invention, this pulse area modulation digital power processing unit has front end circuit 1, two limit delay comparison circuit 2, integrating circuit 7, drive circuit 3, switching circuit 4, feedback network 8 and filter circuit 6, and power supply 5 provides electric energy for switching circuit 4.This feedback network 8 is taken a sample from the output of filter circuit 6, and feeds back to the input of this front end circuit 1, forms negative feedback, improves the effect that this digital power is handled.
In various embodiments of the present invention, used various circuit, wherein:
Front end circuit: this circuit is usually by low input impedance, gain is that 1 operational amplifier and the linear operational amplifier that certain gain is arranged constitute, this front end circuit makes the introducing thermal noise minimum, can make input signal obtain certain amplification again, obtain amplifying signal and deliver to follow-up two limit delay comparison circuits.
Two limit delay comparison circuits: this circuit is a kind of special comparison circuit, common comparison circuit is that feedback signal and input signal directly compare, and comparison circuit of the present invention to be feedback signal compare with " input signal+Δ " or with " input signal-Δ " two current potentials.Concrete formation is: when feedback signal during by little increase, input signal increases Δ by this circuit, the then direct and input signal comparison of feedback signal, and to be deferred to " input signal+Δ " relatively, if greater than " input signal+Δ ", comparison circuit output low level then; When feedback signal when reducing greatly, input signal reduces Δ by this circuit, then feedback signal directly with input signal relatively, and to be deferred to " input signal-Δ " relatively, if less than " input signal-Δ ", then comparison circuit is exported high level.Two limits that must be deferred to signal ± Δ because of this comparison circuit compare, and could change output level, so comparison circuit of the present invention can be referred to as two limit delay comparison circuits.Output level control Driver Circuit by two limit comparison circuits.
Drive circuit: the effect of drive circuit is to be used for the conducting of control switch device or shutoff usefulness, require drive circuit that certain electric current and the ability that can absorb certain electric current can be provided, so drive circuit is made up of the totem structure usually, the drive circuit output signal is removed the control switch circuit.
Switching circuit: the conducting of the output control switch circuit of drive circuit or shutoff.Switching device commonly used has metal oxide semiconductor field effect tube (MOSFET), gated transistor (IGBT), and they all are field controllers, it requires driving power little and switching speed is fast, constitutes half-bridge circuit or full-bridge circuit by this class switching device.
Power circuit: the present invention is a power amplifier, it be by switching circuit with the power-efficient of power supply be converted to signal power output, power circuit is exactly the circuit that direct current power is provided for this reason.
Filter circuit: because of switching circuit output be a row switching waveform, wherein both contained signal spectrum, comprise the switch frequency spectrum of frequency again far above signal, this switch frequency spectrum is unwanted, can use low pass filter filters out, makes it to have only signal spectrum to be exported.The used filter circuit of the present invention can be used the maximally-flat low-pass filter circuit, or chebyshev function or elliptic function filter circuit can.
Feedback network: by the output sampling of integrating circuit at switching circuit, can obtain with pulse area average output signal and with switching signal consistent pulse sequence signal superimposed, the feedback comparison signal that is feedback network output is delivered to two limit delay comparison circuits and signal ± Δs comparison.
In the above-described embodiments, should+Δ and-the Δ symmetry, the accurate representation signal of this pulse area mean value is so but the distortion utmost point reaches 0.1% easily.
In the above-described embodiments, noise profile is very wide, and average amplitude is very low, and the noise of constant frequency is not arranged as the pulse width modulation digital power amplifier.
Claims (9)
1, a kind of pulse area modulation digital power processing method, it is characterized in that, signal converts the power output of amplification to through front end circuit, two limit delay comparison circuit, drive circuit, switching circuit and filter circuit, integrating circuit is from the output sampling of switching circuit, and export to a feedback of this pair limit delay comparison circuit comparison signal, this method may further comprise the steps:
Input signal is carried out pre-process in front end circuit;
The output signal of front end circuit is compared at two limit delay comparison circuits with the feedback comparison signal, when feeding back comparison signal greater than higher limit, this pair limit delay comparison circuit output low level, when feeding back comparison signal less than lower limit, this pair limit delay comparison circuit output high level;
Output level control Driver Circuit by this pair limit delay comparison circuit;
The power that power supply is provided according to the output of drive circuit is converted to the pulse train of amplification by switching circuit;
With the pulse train that is exaggerated after filtration wave circuit carry out filtering output, have the amplifying power output consistent with signal;
Obtain feeding back comparison signal by integrating circuit in the output sampling of switching circuit.
According to the method for claim 1, it is characterized in that 2, two limits are upper and lower boundaries that input signal S (t) ± Δ constitutes, on be limited to S (t)+Δ, be limited to S (t)-Δ down.
3, according to the method for claim 1, it is characterized in that, take a sample, and the input that sampling feeds back to this front end circuit is formed negative feedback by a feedback network from the output of switching circuit.
4, according to the method for claim 1, it is characterized in that,, and sampling is fed back to the input of this front end circuit, form negative feedback by a feedback network from the sampling of the output of filter circuit.
5, according to the method for claim 2, it is characterized in that a preset value delta symmetry of described upper and lower boundary.
6, a kind of pulse area modulation digital power processing unit, it is characterized in that, has front end circuit, two limit delay comparison circuits, integrating circuit, drive circuit, switching circuit, power supply and filter circuit, the input input signal of this front end circuit, this front end circuit output is connected with the input of this pair limit delay comparison circuit, the output of this pair limit delay comparison circuit is connected with the input of this drive circuit, this drive circuit output is connected with the input of this switching circuit, the power that the output of this switching circuit is amplified through this filter circuit output, the input of this integrating circuit is connected with the output of switching circuit, the output of this integrating circuit flows to this pair limit delay comparison circuit, power circuit flows to switching circuit with electrical power, and convert pulse train therein to signal spectrum, the pulse train that is exaggerated is through filtering output, this integrating circuit is in the output sampling of switching circuit, obtain pulse sequence signal, the feedback signal of its output be pulse area the average output pulse sequence signal consistent with signal, this feedback signal inputs to this pair limit delay comparison circuit.
According to the device of claim 6, it is characterized in that 7, this pair limit delay comparison circuit is in pulse signal output low level during greater than predetermined value of signal, at pulse signal output high level during less than predetermined value of signal.
8, according to the device of claim 6, it is characterized in that, also has a feedback network, the input of this feedback network links to each other with the output of switching circuit, be used for output sampling from switching circuit, the output of this feedback network links to each other with the input of front end circuit, is used for the sampling from switching circuit is fed back to the input of front end circuit.
9, according to the device of claim 6, it is characterized in that, also has a feedback network, the input of this feedback network links to each other with the output of filter circuit, be used for output sampling from filter circuit, the output of this feedback network links to each other with the input of front end circuit, is used for the sampling from filter circuit is fed back to the input of front end circuit.
Priority Applications (6)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB011397861A CN1195353C (en) | 2001-12-03 | 2001-12-03 | Pulse area modulation digital power processing method and device |
| AU2002354336A AU2002354336A1 (en) | 2001-12-03 | 2002-12-03 | A method of impulse acreage modulation digital power processing and its device |
| US10/497,482 US7405615B2 (en) | 2001-12-03 | 2002-12-03 | Method of impulse acreage modulation digital power processing and its device |
| JP2003550363A JP4264354B2 (en) | 2001-12-03 | 2002-12-03 | Digital power processing method and apparatus using pulse area modulation |
| PCT/CN2002/000864 WO2003049290A1 (en) | 2001-12-03 | 2002-12-03 | A method of impulse acreage modulation digital power processing and its device |
| EP02785017A EP1463204A4 (en) | 2001-12-03 | 2002-12-03 | A method of impulse acreage modulation digital power processing and its device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB011397861A CN1195353C (en) | 2001-12-03 | 2001-12-03 | Pulse area modulation digital power processing method and device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1402430A CN1402430A (en) | 2003-03-12 |
| CN1195353C true CN1195353C (en) | 2005-03-30 |
Family
ID=4675413
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB011397861A Expired - Lifetime CN1195353C (en) | 2001-12-03 | 2001-12-03 | Pulse area modulation digital power processing method and device |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US7405615B2 (en) |
| EP (1) | EP1463204A4 (en) |
| JP (1) | JP4264354B2 (en) |
| CN (1) | CN1195353C (en) |
| AU (1) | AU2002354336A1 (en) |
| WO (1) | WO2003049290A1 (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1195353C (en) | 2001-12-03 | 2005-03-30 | 方虎堂 | Pulse area modulation digital power processing method and device |
| KR101017182B1 (en) | 2008-03-26 | 2011-02-25 | 재단법인서울대학교산학협력재단 | Method and device for amplifying RF pulse train with discrete amplitude in high efficiency linear power amplifier system using pulse area modulation |
| KR101566987B1 (en) | 2014-12-17 | 2015-11-06 | 래드손(주) | Pulse Area Modulation Method and Pulse Area Modulator Using thereof |
| TWI800846B (en) * | 2021-06-10 | 2023-05-01 | 瑞昱半導體股份有限公司 | Signal processor and signal processing method |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR1365878A (en) * | 1962-08-15 | 1964-07-03 | Apparatus for transmitting and transforming signals and method of transmitting by using said apparatus or similar apparatus | |
| JPS57121308A (en) * | 1981-01-21 | 1982-07-28 | Hitachi Ltd | Power amplifier |
| EP0184280B1 (en) * | 1984-11-02 | 1989-08-02 | Bose Corporation | Frequency-stabilized two-state modulation |
| US5160896A (en) * | 1992-02-18 | 1992-11-03 | Harman International Industries, Incorporated | Class D amplifier |
| US5506484A (en) * | 1994-06-10 | 1996-04-09 | Westinghouse Electric Corp. | Digital pulse width modulator with integrated test and control |
| US5815581A (en) * | 1995-10-19 | 1998-09-29 | Mitel Semiconductor, Inc. | Class D hearing aid amplifier with feedback |
| AU730339B2 (en) * | 1997-04-02 | 2001-03-01 | Bang & Olufsen Powerhouse A/S | Pulse referenced control method for enhanced power amplification of a pulse modulated signal |
| FI103745B (en) * | 1997-10-09 | 1999-08-31 | Atmel Corp | Signal processing method and device |
| JP2002521949A (en) * | 1998-07-24 | 2002-07-16 | トッカータ テクノロジー エイピーエス | Method of attenuating zero cross distortion and noise in an amplifier, amplifier and use of the method and amplifier |
| US6476673B2 (en) * | 2000-07-12 | 2002-11-05 | Monolithic Power Systems, Inc. | Class D audio amplifier |
| CN1195353C (en) | 2001-12-03 | 2005-03-30 | 方虎堂 | Pulse area modulation digital power processing method and device |
-
2001
- 2001-12-03 CN CNB011397861A patent/CN1195353C/en not_active Expired - Lifetime
-
2002
- 2002-12-03 JP JP2003550363A patent/JP4264354B2/en not_active Expired - Fee Related
- 2002-12-03 US US10/497,482 patent/US7405615B2/en not_active Expired - Lifetime
- 2002-12-03 EP EP02785017A patent/EP1463204A4/en not_active Withdrawn
- 2002-12-03 WO PCT/CN2002/000864 patent/WO2003049290A1/en not_active Ceased
- 2002-12-03 AU AU2002354336A patent/AU2002354336A1/en not_active Abandoned
Also Published As
| Publication number | Publication date |
|---|---|
| AU2002354336A1 (en) | 2003-06-17 |
| US20050069049A1 (en) | 2005-03-31 |
| JP4264354B2 (en) | 2009-05-13 |
| CN1402430A (en) | 2003-03-12 |
| EP1463204A1 (en) | 2004-09-29 |
| EP1463204A4 (en) | 2008-11-26 |
| JP2005512489A (en) | 2005-04-28 |
| WO2003049290A1 (en) | 2003-06-12 |
| US7405615B2 (en) | 2008-07-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110401331A (en) | A SiC power device active drive circuit for electric vehicle motor controller | |
| CN115459755A (en) | Grid driving circuit with variable voltage and resistance | |
| CN114123805B (en) | Capacitive dynamic voltage-sharing control method of modularized multi-level matrix converter | |
| CN111193428A (en) | Micro high-frequency grouping pulse power supply | |
| CN1195353C (en) | Pulse area modulation digital power processing method and device | |
| CN120263161B (en) | A gallium nitride device driving power supply control circuit and method | |
| CN206251000U (en) | Inverter circuit based on HPWM modulation | |
| CN2854916Y (en) | Power field-effect transistor drive accelerating circuit | |
| CN1610234A (en) | UPS inverter and its pulse width modulation dead-zone compensation method | |
| CN1193483C (en) | Method and device for generating driving power supply | |
| CN1665095A (en) | A comprehensive electric energy quality regulator | |
| CN1719712A (en) | Power conversion apparatus | |
| CN213342156U (en) | High-voltage power amplifier for piezoelectric ceramic vibration platform | |
| TW202310547A (en) | Smart power stage module, current monitoring signal geneartion circuit and method thereof | |
| CN101030705A (en) | Method for tracking and controlling current of hybrid active filter | |
| CN1536785A (en) | A method and device for generating a high-speed optical return-to-zero code with adjustable duty cycle | |
| CN2325931Y (en) | Bell-ringing signal source arrangement | |
| CN1694029A (en) | Parameter type switch voltage-stablized power supply and its control circuit | |
| CN222602282U (en) | DC power supply | |
| CN119420300B (en) | A fully differential Class-D power amplifier circuit | |
| CN206292277U (en) | A kind of high-frequency harmonic current generating apparatus | |
| CN111313880A (en) | Single-power-supply gate pole edge controllable driving circuit | |
| CN205105176U (en) | Ternary full -bridge digital audio magnification system | |
| CN2483135Y (en) | Large power inverter for welding use | |
| CN220653339U (en) | Digital audio amplifying circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CX01 | Expiry of patent term |
Granted publication date: 20050330 |
|
| CX01 | Expiry of patent term |