CN117597008A - A method for improving warpage of injected wafer and piezoelectric single crystal film and preparation method thereof - Google Patents
A method for improving warpage of injected wafer and piezoelectric single crystal film and preparation method thereof Download PDFInfo
- Publication number
- CN117597008A CN117597008A CN202410078589.0A CN202410078589A CN117597008A CN 117597008 A CN117597008 A CN 117597008A CN 202410078589 A CN202410078589 A CN 202410078589A CN 117597008 A CN117597008 A CN 117597008A
- Authority
- CN
- China
- Prior art keywords
- piezoelectric
- wafer
- bonding
- single crystal
- support substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N30/00—Piezoelectric or electrostrictive devices
- H10N30/01—Manufacture or treatment
- H10N30/07—Forming of piezoelectric or electrostrictive parts or bodies on an electrical element or another base
- H10N30/072—Forming of piezoelectric or electrostrictive parts or bodies on an electrical element or another base by laminating or bonding of piezoelectric or electrostrictive bodies
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N30/00—Piezoelectric or electrostrictive devices
- H10N30/01—Manufacture or treatment
- H10N30/04—Treatments to modify a piezoelectric or electrostrictive property, e.g. polarisation characteristics, vibration characteristics or mode tuning
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N30/00—Piezoelectric or electrostrictive devices
- H10N30/80—Constructional details
- H10N30/88—Mounts; Supports; Enclosures; Casings
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Surface Acoustic Wave Elements And Circuit Networks Thereof (AREA)
Abstract
Description
技术领域Technical field
本发明涉及电子信息材料领域技术领域,具体涉及一种改善注入晶圆翘曲的方法和压电单晶薄膜及其制备方法。The invention relates to the technical field of electronic information materials, and specifically relates to a method for improving the warpage of an injected wafer and a piezoelectric single crystal film and a preparation method thereof.
背景技术Background technique
随着移动通讯技术的迅猛发展和5G无线通信网络的全面部署,对射频前端模块提出了更高的性能要求。滤波器作为射频前端的核心模块,也在朝着高频、大带宽、低损耗和良好的温度稳定性方向发展。射频滤波器主要有声表面波滤波器和体声波滤波器两种,然而,基于铌酸锂、钽酸锂单晶体材料的传统声学滤波器无法兼具上述性能特点,很难满足5G通信新技术的需求。近年来,基于压电单晶薄膜的高性能射频滤波器受到业界的广泛关注,下层支撑衬底通常具有较高声速,可以实现波导效果,从而限制声波能量耗散并提升品质因子。同时每层材料的独特性能可以优化器件服役性能。With the rapid development of mobile communication technology and the comprehensive deployment of 5G wireless communication networks, higher performance requirements have been put forward for RF front-end modules. As the core module of the RF front-end, filters are also developing towards high frequency, large bandwidth, low loss and good temperature stability. There are two main types of RF filters: surface acoustic wave filters and bulk acoustic wave filters. However, traditional acoustic filters based on lithium niobate and lithium tantalate single crystal materials cannot have both the above performance characteristics and are difficult to meet the needs of new 5G communication technologies. . In recent years, high-performance RF filters based on piezoelectric single crystal films have received widespread attention in the industry. The underlying support substrate usually has a higher sound speed and can achieve a waveguide effect, thus limiting the dissipation of sound wave energy and improving the quality factor. At the same time, the unique properties of each layer of material can optimize device service performance.
离子束剥离是目前获得高质量压电单晶薄膜常用的方法之一,该制备技术主要包括离子注入、键合和热剥离等步骤。例如中国发明专利CN111883648A公开了一种压电薄膜的制备方法、压电薄膜及带通滤波器,包括获取多个压电晶圆和多个预设衬底晶圆;对多个压电晶圆进行离子注入,得到多个离子注入后的压电晶圆;多个离子注入后的压电晶圆内具有离子注入损伤层;将多个离子注入后的压电晶圆与多个预设衬底晶圆进行键合,得到多个键合晶圆;对多个键合晶圆进行退火处理,在退火处理过程中,调控多个键合晶圆的面内应力,以调整多个键合晶圆在相应的离子注入损伤层处发生剥离的剥离厚度,得到多个压电薄膜。该方法能够降低不同晶圆玻璃厚度之间的偏差,然而在操作过程中,由于压电材料具有各向异性,并且在离子注入过程中会产生热应力,导致注入后压电晶圆发生翘曲,对后续制程造成不利影响,降低生产良率。Ion beam lift-off is currently one of the commonly used methods to obtain high-quality piezoelectric single crystal films. This preparation technology mainly includes steps such as ion implantation, bonding and thermal lift-off. For example, Chinese invention patent CN111883648A discloses a method for preparing a piezoelectric film, a piezoelectric film and a bandpass filter, including obtaining multiple piezoelectric wafers and multiple preset substrate wafers; Perform ion implantation to obtain multiple ion-implanted piezoelectric wafers; the multiple ion-implanted piezoelectric wafers have an ion implantation damage layer; combine the multiple ion-implanted piezoelectric wafers with multiple preset linings The bottom wafer is bonded to obtain multiple bonded wafers; the multiple bonded wafers are annealed. During the annealing process, the in-plane stress of the multiple bonded wafers is controlled to adjust the multiple bonded wafers. The peeling thickness of the wafer at the corresponding ion implantation damaged layer results in multiple piezoelectric films. This method can reduce the deviation between different wafer glass thicknesses. However, during the operation, due to the anisotropy of the piezoelectric material and thermal stress generated during the ion implantation process, the piezoelectric wafer will warp after implantation. , causing adverse effects on subsequent processes and reducing production yield.
有鉴于此,有必要对现有技术进行改进以解决现有技术中存在的因离子注入导致的晶圆翘曲的技术问题。In view of this, it is necessary to improve the existing technology to solve the technical problem of wafer warpage caused by ion implantation existing in the existing technology.
发明内容Contents of the invention
有鉴于此,为解决上述问题,本发明提供了一种改善注入晶圆翘曲的方法和压电单晶薄膜及其制备方法,将压电晶圆预先与支撑衬底进行键合,获得刚性键合结构,可以有效地抑制压电晶圆在离子注入过程中发生的不均匀热膨胀变形,极大地改善在制备压电单晶薄膜过程中所面临的晶圆翘曲问题,提高压电单晶薄膜的成品率。In view of this, in order to solve the above problems, the present invention provides a method for improving the warpage of the injected wafer and a piezoelectric single crystal film and a preparation method thereof. The piezoelectric wafer is bonded to the supporting substrate in advance to obtain rigidity. The bonding structure can effectively suppress the uneven thermal expansion deformation of the piezoelectric wafer during the ion implantation process, greatly improve the wafer warpage problem faced in the process of preparing piezoelectric single crystal films, and improve the performance of piezoelectric single crystals. Film yield.
为了达到上述目的,本发明提供了一种改善注入晶圆翘曲的方法,具体地,技术方案包括:包括将压电晶圆依次与第一支撑衬底和第二支撑衬底进行两次晶圆键合,得到具有刚性的复合键合结构,抑制所述压电晶圆在离子注入过程中产生的热应力。In order to achieve the above object, the present invention provides a method for improving the warpage of an implanted wafer. Specifically, the technical solution includes: sequentially crystallizing the piezoelectric wafer twice with a first support substrate and a second support substrate. Through circular bonding, a rigid composite bonding structure is obtained, which suppresses the thermal stress generated by the piezoelectric wafer during the ion implantation process.
优选地,所述第一支撑衬底的材料为蓝宝石、硅、碳化硅、石英、金刚石、氮化镓、砷化镓中的至少之一。Preferably, the first support substrate is made of at least one of sapphire, silicon, silicon carbide, quartz, diamond, gallium nitride, and gallium arsenide.
优选地,所述第一支撑衬底的热导率大于所述压电晶圆的热导率。Preferably, the thermal conductivity of the first support substrate is greater than the thermal conductivity of the piezoelectric wafer.
优选地,将离子注入过程中,所述第一支撑衬底利用其导热性能导走所述压电晶圆的表面产生的热量,减弱热效应,且所述第一支撑衬底兼具刚性特性,能够利用其刚度特性抑制在温度升高过程中的热变形。Preferably, during the ion implantation process, the first support substrate uses its thermal conductivity to conduct away the heat generated on the surface of the piezoelectric wafer and weaken the thermal effect, and the first support substrate has rigid properties, Its stiffness properties can be used to suppress thermal deformation during temperature rise.
进一步地,为实现另一个目的,本发明还依据上述的技术方案,提供了一种制备压电晶圆的制备方法,具体地,包括依次包括所述压电晶圆与所述第一支撑衬底键合-离子注入形成损伤层-压电晶圆与所述第二支撑衬底键合-对所述第一支撑衬底施加横向机械外力使所述损伤层发生劈裂,剥离得到所述压电单晶薄膜。Further, in order to achieve another object, the present invention also provides a method for preparing a piezoelectric wafer based on the above technical solution. Specifically, it includes sequentially including the piezoelectric wafer and the first support liner. Bottom bonding-ion implantation to form a damaged layer-piezoelectric wafer bonded to the second supporting substrate-applying lateral mechanical external force to the first supporting substrate to cause the damaged layer to split and peel to obtain the Piezoelectric single crystal film.
通过上述技术方案,改善了晶圆在离子注入和退火工艺对压电晶圆产生的内部应力的影响,避免了晶圆内部的不均匀热膨胀变形,其具体步骤包括Through the above technical solution, the impact of the wafer's internal stress on the piezoelectric wafer during the ion implantation and annealing processes is improved, and uneven thermal expansion deformation inside the wafer is avoided. The specific steps include
提供压电晶圆,所述压电晶圆包括相对的第一抛光面和第二抛光面;providing a piezoelectric wafer, the piezoelectric wafer including opposing first polished surfaces and second polished surfaces;
提供第一支撑衬底,将所述第一支撑衬底与所述第一抛光面进行第一次晶圆键合,形成第一键合结构;Provide a first support substrate, perform first wafer bonding on the first support substrate and the first polished surface to form a first bonding structure;
对所述第一键合结构进行离子注入,注入方向为沿所述第二抛光面至所述第一抛光面的方向,在所述压电晶圆的内部形成损伤层;Perform ion implantation on the first bonding structure in a direction from the second polishing surface to the first polishing surface to form a damaged layer inside the piezoelectric wafer;
提供第二支撑衬底,将所述第一键合结构与所述第二支撑衬底进行第二次晶圆键合,形成第二键合结构;Provide a second support substrate, and perform a second wafer bonding of the first bonding structure and the second support substrate to form a second bonding structure;
对所述第二键合结构进行退火处理,并通过对所述第一支撑衬底施加横向机械外力的方法,进行机械外力剥离,使其沿着注入的所述损伤层发生劈裂,剥离得到所述压电单晶薄膜。The second bonding structure is annealed, and mechanical external force peeling is performed by applying a transverse mechanical external force to the first support substrate, causing it to split along the injected damaged layer, and then peeled off to obtain The piezoelectric single crystal film.
优选地,所述压电晶圆与所述第一支撑衬底进行第一次晶圆键合,键合方法包括聚合物键合的方法或直接键合的方法,获得具有刚性的所述第一键合结构。Preferably, the piezoelectric wafer and the first support substrate undergo a first wafer bonding, and the bonding method includes a polymer bonding method or a direct bonding method to obtain the rigid third piezoelectric wafer. One bond structure.
优选地,所述第一键合结构与所述第二支撑衬底进行第二次晶圆键合,键合方法采用直接键合的方法。Preferably, the first bonding structure and the second support substrate undergo a second wafer bonding, and the bonding method adopts a direct bonding method.
优选地,所述聚合物键合法通过引入聚合物层将所述压电晶圆与所述第一支撑衬底粘结键合,所述聚合物包括苯丙环丁烯或聚酰亚胺中的任一种。Preferably, the polymer bonding method adhesively bonds the piezoelectric wafer to the first support substrate by introducing a polymer layer, and the polymer includes phenylpropylcyclobutene or polyimide. any kind.
优选地,所述直接键合的方法包括将所述压电晶圆与所述第一支撑衬底或所述第一键合结构与所述第二支撑衬底直接键合,键合条件包括温度范围为25~400℃,键合压力为0~4000 mbar。Preferably, the direct bonding method includes directly bonding the piezoelectric wafer to the first support substrate or the first bonding structure to the second support substrate, and the bonding conditions include: The temperature range is 25~400℃, and the bonding pressure is 0~4000 mbar.
优选地,所述压电晶圆的材质为铌酸锂、钽酸锂、石英、四硼酸锂、硅酸镓镧中的一种或多种的组合。Preferably, the piezoelectric wafer is made of one or a combination of lithium niobate, lithium tantalate, quartz, lithium tetraborate, and lanthanum gallium silicate.
优选地,所述压电晶圆的厚度为100~1000 µm。Preferably, the thickness of the piezoelectric wafer is 100~1000 µm.
优选地,所述第二支撑衬底的材料为蓝宝石、硅、碳化硅、石英、金刚石、氮化镓、砷化镓中的至少之一。Preferably, the material of the second support substrate is at least one of sapphire, silicon, silicon carbide, quartz, diamond, gallium nitride, and gallium arsenide.
优选地,所述第一支撑衬底的厚度为100~1000μm。Preferably, the thickness of the first support substrate is 100~1000 μm.
优选地,所述第二支撑衬底的厚度为100~1000μm。Preferably, the thickness of the second supporting substrate is 100~1000 μm.
优选地,所述离子注入采用的离子种类为氢离子、氦离子中的一种或多种。Preferably, the ion species used in the ion implantation are one or more of hydrogen ions and helium ions.
优选地,所述离子注入的能量范围为15~500 keV,离子注入的剂量为1×1016~5×1017 ions/cm2,注入时间根据注入离子的能量和剂量而定。Preferably, the energy range of the ion implantation is 15~500 keV, the dose of ion implantation is 1×10 16 ~5×10 17 ions/cm 2 , and the injection time is determined according to the energy and dose of the injected ions.
优选地,在对所述第二键合结构进行退火的步骤中,退火温度范围为80~500℃,退火时间为1~8小时之间,退火氛围为真空、氮气或惰性气体。Preferably, in the step of annealing the second bonding structure, the annealing temperature ranges from 80 to 500°C, the annealing time ranges from 1 to 8 hours, and the annealing atmosphere is vacuum, nitrogen or inert gas.
优选地,剥离得到压电单晶薄膜的厚度为0.1~5µm。Preferably, the thickness of the piezoelectric single crystal film obtained by peeling is 0.1~5µm.
优选地,剥离余料经磨平抛光,减薄后获得厚度为20~200µm的压电单晶薄膜。Preferably, the stripped remaining material is ground and polished, and then thinned to obtain a piezoelectric single crystal film with a thickness of 20 to 200 µm.
压电材料,以铌酸锂为例来具体说明,其c轴热膨胀系数为2.7×10-6/K,a、b轴的热膨胀系数为19.2×10-6/K,具有各向异性,因此其采用离子束剥离工艺制备压电单晶薄膜时,加之离子注入过程中不可控的因素,如注入均匀度、降温方式等因素产生热应力,从而引起在离子注入后压电晶圆翘曲变形的问题出现。采用上述技术方案,能够极大地改善制备过程发生的晶圆翘曲的问题,从而提高压电单晶薄膜的成品率。Piezoelectric materials, taking lithium niobate as an example, have a thermal expansion coefficient of c-axis of 2.7×10 -6 /K, and a and b-axis thermal expansion coefficients of 19.2×10 -6 /K. They are anisotropic, so When the ion beam lift-off process is used to prepare piezoelectric single crystal films, uncontrollable factors during the ion implantation process, such as implant uniformity, cooling methods and other factors, generate thermal stress, which causes warping and deformation of the piezoelectric wafer after ion implantation. problem arises. Adopting the above technical solution can greatly improve the problem of wafer warpage during the preparation process, thereby improving the yield of piezoelectric single crystal thin films.
本发明所获得的有益技术效果:Beneficial technical effects obtained by the present invention:
1. 采用本发明技术方案,通过将压电晶圆预先与支撑衬底进行键合,获得刚性键合结构,有效地抑制压电晶圆在离子注入过程中发生的不均匀热膨胀变形,极大地改善在制备压电单晶薄膜过程中所面临的晶圆翘曲问题,提高压电单晶薄膜的成品率。1. Adopting the technical solution of the present invention, by pre-bonding the piezoelectric wafer with the supporting substrate, a rigid bonding structure is obtained, which effectively suppresses the uneven thermal expansion and deformation of the piezoelectric wafer during the ion implantation process, and greatly improves the stability of the piezoelectric wafer. Improve the wafer warping problem faced in the process of preparing piezoelectric single crystal films and improve the yield of piezoelectric single crystal films.
2.采用本发明的技术方案,通过采用碳化硅等具有高导热率材料作为支撑衬底,利用其具有优异的导热性能和较大刚度特性,将离子注入过程中产生的热量及时导走,并且在温度升高过程中能够有效抑制压电晶圆的热变形,进而减少键合过程中的键合界面产生的空洞和气泡,增强键合的强度,避免机械外力剥离过程中,在键合界面发生剥离而不是在损伤层剥离,大大提高器件结构的制备的成功率。2. Adopting the technical solution of the present invention, by using materials with high thermal conductivity such as silicon carbide as the supporting substrate, and utilizing its excellent thermal conductivity and large stiffness characteristics, the heat generated during the ion implantation process is conducted away in time, and It can effectively suppress the thermal deformation of the piezoelectric wafer during the temperature rise process, thereby reducing the voids and bubbles generated at the bonding interface during the bonding process, enhancing the bonding strength, and avoiding mechanical external force peeling at the bonding interface. Peeling occurs instead of peeling at the damaged layer, greatly improving the success rate of device structure preparation.
3.采用本发明的技术方案,在现有技术的基础上,通过引入另一个支撑衬底,通过对机械外力施加机械外力剥离的方法,区别与现有技术中对压电晶圆施加机械外力剥离或不施加外力直接剥离均易导致单晶薄膜厚度的均匀性较差和薄膜碎裂的问题,而是通过对第二键合衬底中的第一支撑衬底施加横向机械外力的方法,从而在保证单晶薄膜的均匀性的前提下,实现更好的剥离,尤其地,有效地抑制压电晶圆在离子注入过程中发生的不均匀热膨胀变形,极大地改善在制备压电单晶薄膜过程中所面临的晶圆翘曲问题,提高压电单晶薄膜的成品率。3. Adopting the technical solution of the present invention, on the basis of the existing technology, by introducing another supporting substrate and applying mechanical external force to the piezoelectric wafer, the method is different from the method of applying mechanical external force to the piezoelectric wafer in the prior art. Peeling off or direct peeling off without applying external force can easily lead to poor uniformity of single crystal film thickness and film fragmentation. Instead, by applying lateral mechanical external force to the first support substrate in the second bonding substrate, This can achieve better peeling while ensuring the uniformity of the single crystal film. In particular, it can effectively suppress the uneven thermal expansion deformation of the piezoelectric wafer during the ion implantation process, greatly improving the process of preparing piezoelectric single crystals. The problem of wafer warpage faced in the thin film process is improved to improve the yield of piezoelectric single crystal thin films.
4.采用本发明的技术方案,在现有技术的离子注入能量和剂量维持不变的基础上,通过对常规的注入晶圆进行结构上的改善,引入另一支撑晶圆进行键合形成复合结构再进行后续工艺,在外界同样大小的热效应下,热变形减小,提高键合结构的刚性且提高后器件制备的成功率。4. Using the technical solution of the present invention, on the basis that the ion implantation energy and dose of the existing technology remain unchanged, the structure of the conventional implanted wafer is improved, and another supporting wafer is introduced for bonding to form a composite. The structure is then subjected to subsequent processes. Under the same thermal effect from the outside world, the thermal deformation is reduced, which improves the rigidity of the bonded structure and improves the success rate of subsequent device preparation.
5.采用本发明的技术方案,对剥离余料作相关处理后可循环利用,也可减薄获得较厚的压电单晶薄膜,提高了生产效率。5. By adopting the technical solution of the present invention, the peeled residual material can be recycled after relevant treatment, and can also be thinned to obtain a thicker piezoelectric single crystal film, which improves production efficiency.
附图说明Description of drawings
图1 为本发明现有技术中压电单晶薄膜的工艺流程图。Figure 1 is a process flow chart of the piezoelectric single crystal thin film in the prior art of the present invention.
图2为本发明现有技术中制备压电单晶薄膜的结构流程示意图。Figure 2 is a schematic structural flow diagram of preparing a piezoelectric single crystal film in the prior art of the present invention.
图3为本发明的制备压电单晶薄膜的工艺流程图。Figure 3 is a process flow chart for preparing a piezoelectric single crystal film according to the present invention.
图4为本发明的制备压电单晶薄膜的结构流程示意图。Figure 4 is a schematic structural flow diagram of preparing a piezoelectric single crystal film according to the present invention.
图5为本发明提供的支撑衬底材料和压电晶圆结构示意图。Figure 5 is a schematic structural diagram of the supporting substrate material and piezoelectric wafer provided by the present invention.
图6为本发明第一键合结构的结构示意图。Figure 6 is a schematic structural diagram of the first bonding structure of the present invention.
图7为本发明离子注入工艺中的键合结构示意图。Figure 7 is a schematic diagram of the bonding structure in the ion implantation process of the present invention.
图8为本发明第二键合结构的结构示意图。Figure 8 is a schematic structural diagram of the second bonding structure of the present invention.
图9为本发明制备得到的压电单晶薄膜的结构示意图。Figure 9 is a schematic structural diagram of the piezoelectric single crystal film prepared by the present invention.
图10a为现有技术中采用机械外力的作用示意图。Figure 10a is a schematic diagram of the action of mechanical external force in the prior art.
图10b为本发明中机械外力的作用示意图。Figure 10b is a schematic diagram of the action of mechanical external force in the present invention.
图11a为现有技术中通过机械外力作用下剥离的流程示意图。Figure 11a is a schematic flow chart of peeling off under the action of mechanical external force in the prior art.
图11b为本发明中通过机械外力作用下剥离的流程示意图。Figure 11b is a schematic flow chart of peeling off under the action of mechanical external force in the present invention.
图12为实施例1和对比例1模拟不同温度下模拟离子注入的变形量对比图。Figure 12 is a comparison chart of the deformation amount of simulated ion implantation at different temperatures in Example 1 and Comparative Example 1.
图13为实施例1和实施例3-4模拟不同温度下模拟离子注入的变形量对比图。Figure 13 is a comparison chart of the deformation amount of simulated ion implantation at different temperatures in Example 1 and Example 3-4.
图14为实施例2和对比例4模拟不同温度下模拟离子注入的变形量对比图。Figure 14 is a comparison chart of the deformation amount of simulated ion implantation at different temperatures in Example 2 and Comparative Example 4.
附图中,各标号对应为:1-压电晶圆、101-第一抛光面、102-第二抛光面、2-第一支撑衬底、3-第二支撑衬底、4-损伤层、5-压电单晶薄膜。In the drawings, the corresponding numbers are: 1-piezoelectric wafer, 101-first polished surface, 102-second polished surface, 2-first support substrate, 3-second support substrate, 4-damage layer , 5-piezoelectric single crystal film.
具体实施方式Detailed ways
为使本申请实施例的目的、技术方案和优点更加清楚,下面将结合本申请实施例中的附图,对本申请实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例是本申请一部分实施例,而不是全部的实施例。In order to make the purpose, technical solutions and advantages of the embodiments of the present application clearer, the technical solutions in the embodiments of the present application will be clearly and completely described below in conjunction with the drawings in the embodiments of the present application. Obviously, the described embodiments These are part of the embodiments of this application, but not all of them.
参阅图1和图2,为现有技术中常规的压电单晶薄膜的制备方法的工艺流程图和结构示意图,具体包括:Referring to Figures 1 and 2, there is a process flow chart and a schematic structural diagram of a conventional method for preparing a piezoelectric single crystal film in the prior art, which specifically includes:
S1.提供压电晶圆,包括相对的第一抛光面和第二抛光面;S1. Provide a piezoelectric wafer, including opposite first polished surfaces and second polished surfaces;
S2.对压电晶圆的第一抛光面进行离子注入,获得损伤层;S2. Perform ion implantation on the first polished surface of the piezoelectric wafer to obtain the damaged layer;
S3.提供支撑衬底,将支撑衬底与压电晶圆的第一抛光面或第二抛光面进行晶圆键合,获得键合结构;S3. Provide a supporting substrate, and perform wafer bonding between the supporting substrate and the first polished surface or the second polished surface of the piezoelectric wafer to obtain a bonding structure;
S4.对键合结构进行退火处理,沿着损伤层发生劈裂,剥离得到一定厚度的压电单晶薄膜,剥离。S4. Anneal the bonded structure, split along the damaged layer, and peel off to obtain a piezoelectric single crystal film of a certain thickness, which is then peeled off.
显然,现有技术通常采用单面键合的方法,其无法避免离子注入过程中产生的晶圆翘曲进而影响晶圆薄膜的质量,以及由于晶圆翘曲带来的键合界面的气泡和空洞,使得键合界面的强度较弱,在剥离过程中易导致沿着键合界面剥离而非沿损伤层剥离的现象,降低器件结构制备的成功率。Obviously, the existing technology usually uses a single-sided bonding method, which cannot avoid the wafer warpage generated during the ion implantation process, which affects the quality of the wafer film, as well as the bubbles and bubbles at the bonding interface caused by the wafer warpage. The voids make the strength of the bonding interface weak. During the peeling process, it is easy to peel along the bonding interface rather than along the damaged layer, which reduces the success rate of device structure preparation.
基于此,本发明提供的一种压电单晶薄膜的制备方法,通过对压电晶圆的两个抛光面分别与两个支撑衬底进行晶圆键合的方法,降低离子注入过程中产生的热应力,减弱热效应,提高键合强度,得到具有更强的复合键合结构,通过机械外力的剥离方法,得到压电单晶薄膜。Based on this, the present invention provides a method for preparing a piezoelectric single crystal film, which reduces the generation of ion implantation by performing wafer bonding on two polished surfaces of the piezoelectric wafer and two support substrates respectively. Thermal stress weakens the thermal effect, improves the bonding strength, and obtains a stronger composite bonding structure. Through the peeling method of mechanical external force, a piezoelectric single crystal film is obtained.
具体地,上述制备方法包括分别将压电晶圆的相对设置的第一抛光面和第二抛光面依次与第一支撑衬底和第二支撑衬底进行两次晶圆键合,得到具有刚性的复合键合结构,抑制所述压电晶圆在离子注入过程中产生的热应力;其中,第一支撑衬底的材料为蓝宝石、硅、碳化硅、石英、金刚石、氮化镓、砷化镓中的至少之一,使得第一支撑衬底的热导率大于压电晶圆的热导率。Specifically, the above preparation method includes performing wafer bonding twice on the oppositely arranged first polished surface and the second polished surface of the piezoelectric wafer with the first support substrate and the second support substrate, respectively, to obtain a rigid The composite bonding structure suppresses the thermal stress generated by the piezoelectric wafer during the ion implantation process; wherein, the material of the first supporting substrate is sapphire, silicon, silicon carbide, quartz, diamond, gallium nitride, arsenide At least one of gallium makes the thermal conductivity of the first support substrate greater than the thermal conductivity of the piezoelectric wafer.
离子注入过程中,第一支撑衬底利用其导热性能导走压电晶圆的表面产生的热量,减弱热效应,同时利用第一支撑衬底具有的较大的刚度特性抑制温度升高过程中的热变形。During the ion implantation process, the first support substrate uses its thermal conductivity to conduct away the heat generated on the surface of the piezoelectric wafer and weaken the thermal effect. At the same time, the large stiffness characteristics of the first support substrate are used to suppress the temperature rise process. Thermal deformation.
参阅图3和图4,为本发明的压电晶圆薄膜的制备方法流程图和结构示意图,具体地,Refer to Figures 3 and 4, which are flow charts and structural schematic diagrams of the preparation method of the piezoelectric wafer film of the present invention. Specifically,
S1.提供压电晶圆,压电晶圆包括相对设置的第一抛光面和第二抛光面;S1. Provide a piezoelectric wafer, which includes a first polished surface and a second polished surface arranged oppositely;
S2.提供第一支撑衬底,将第一支撑衬底与第一抛光面进行第一次晶圆键合,形成第一键合结构;S2. Provide a first support substrate, and perform first wafer bonding on the first support substrate and the first polished surface to form a first bonding structure;
S3.对第一键合结构进行离子注入,注入方向沿所述第二抛光面至所述第一抛光面的方向进行,在压电晶圆的内部形成预设深度的损伤层;S3. Perform ion implantation into the first bonding structure, the injection direction is along the direction from the second polishing surface to the first polishing surface, and a damage layer with a preset depth is formed inside the piezoelectric wafer;
S4.提供第二支撑衬底,将第二抛光面与第二支撑衬底进行第二次晶圆键合,形成第二键合结构;S4. Provide a second support substrate, and perform a second wafer bonding on the second polished surface and the second support substrate to form a second bonding structure;
S5.对所述第二键合结构进行退火处理,并通过对第一支撑衬底施加横向机械外力的方法,进行外力剥离,使其沿着注入的损伤层发生劈裂,剥离得到压电单晶薄膜。S5. Perform annealing treatment on the second bonding structure, and perform external force peeling by applying lateral mechanical external force to the first support substrate, causing it to split along the injected damage layer, and then peeling off to obtain the piezoelectric unit. crystal film.
作为优选的实施方式之一,S1中还可对第一抛光面进行减薄。减薄的方法包括但不限于对压电晶圆表面化学机械抛光或者进行腐蚀。As one of the preferred embodiments, the first polishing surface can also be thinned in S1. Thinning methods include but are not limited to chemical mechanical polishing or etching of the piezoelectric wafer surface.
具体地,减薄的最大深度为10~500µm;对第一抛光面进行减薄之后,将压电晶圆与第一支撑衬底进行第一次晶圆键合,第一键合结构的厚度为100~1500µm。Specifically, the maximum depth of thinning is 10~500µm; after thinning the first polished surface, the piezoelectric wafer and the first support substrate are bonded for the first time. The thickness of the first bonding structure is 100~1500µm.
通过对第一抛光面的减薄,不仅可以保证键合强度,也可以实现在较薄的键合结构厚度下实现键合,更加有利于S4步骤中的剥离;而且,经减薄处理后,与现有技术相比具有更薄厚度的压电晶圆,能够缩短热量的传导路径,从而更有利于第一支撑衬底将压电晶圆表面的热量导走,更好地抑制热效应,避免离子注入导致的晶圆翘曲的问题。By thinning the first polished surface, not only the bonding strength can be ensured, but also bonding can be achieved with a thinner bonding structure thickness, which is more conducive to peeling in the S4 step; moreover, after the thinning process, Compared with the existing technology, a piezoelectric wafer with a thinner thickness can shorten the heat conduction path, which is more conducive to the first support substrate to conduct heat away from the surface of the piezoelectric wafer, better suppressing thermal effects, and avoiding The problem of wafer warpage caused by ion implantation.
参阅图5-图9,为S1-S5工艺流程的结构示意图。Refer to Figures 5-9, which are structural diagrams of the S1-S5 process flow.
参阅图5,首先提供压电晶圆1、第一支撑衬底2和第二支撑衬底3,其中,压电晶圆1具有相对设置的第一抛光面101和第二抛光面102。Referring to FIG. 5 , a piezoelectric wafer 1 , a first supporting substrate 2 and a second supporting substrate 3 are first provided, wherein the piezoelectric wafer 1 has a first polishing surface 101 and a second polishing surface 102 arranged oppositely.
参阅图6,将第一支撑衬底2键合在压电晶圆1的第一抛光面101,形成第一键合结构。Referring to FIG. 6 , the first supporting substrate 2 is bonded to the first polished surface 101 of the piezoelectric wafer 1 to form a first bonding structure.
参阅图7,在压电晶圆1的第二抛光面102进行离子注入,在预设深度的压电晶圆内部形成损伤层4。Referring to FIG. 7 , ion implantation is performed on the second polished surface 102 of the piezoelectric wafer 1 to form a damaged layer 4 inside the piezoelectric wafer at a predetermined depth.
参阅图8,将第二支撑衬底3键合在第二抛光面102的表面,形成第二键合结构,进而形成整体的复合键合结构。Referring to FIG. 8 , the second supporting substrate 3 is bonded to the surface of the second polished surface 102 to form a second bonding structure, thereby forming an overall composite bonding structure.
参阅图9,对第二键合结构进行退火处理后,通过对第一键合结构(或第一键合结构+压电晶圆)施加机械外力,使损伤层4处发生劈裂,得到具有压电单晶薄膜5,压电单晶薄膜具有压电晶圆-第二支撑衬底。Referring to Figure 9, after the second bonding structure is annealed, a mechanical external force is applied to the first bonding structure (or the first bonding structure + the piezoelectric wafer) to cause splitting of the damaged layer 4 to obtain a structure with Piezoelectric single crystal film 5, the piezoelectric single crystal film has a piezoelectric wafer - a second supporting substrate.
在第一键合结构的第二抛光面进行离子注入后,再继续进行第二次晶圆键合,形成复合键合结构。沿损伤层进行剥离后得到压电单晶薄膜,对剥离后的预料进行减薄处理以后,能够得到另一个不同厚度的压电单晶薄膜,也就是,采用本发明的技术方案,能够得到两个不同厚度的压电单晶薄膜,大大地提高生产效率。After ion implantation is performed on the second polished surface of the first bonding structure, the second wafer bonding is continued to form a composite bonding structure. After peeling along the damaged layer, a piezoelectric single crystal film is obtained. After thinning the film after peeling, another piezoelectric single crystal film with different thicknesses can be obtained. That is, using the technical solution of the present invention, two piezoelectric single crystal films can be obtained. Piezoelectric single crystal films of different thicknesses greatly improve production efficiency.
第一支撑衬底的材料优选为碳化硅,具有优异的导热性能,能够在S3中进行离子注入过程中及时导走离子注入产生的热量,从而减弱压电晶圆的热效应,并且利用碳化硅较大的刚度特性抑制温升过程中的热变形,最大限度地抑制晶圆翘曲,为S4的第二次晶圆键合提供更加平整的表面,使得在第二次晶圆键合中降低键合过程中的键合界面的气泡和空洞,从而避免S5剥离工艺中从键合界面剥离而非损伤层剥离,提高压电晶圆薄膜的制备的成功率。现有技术通常采用更高的退火温度来增强键合界面结构的刚性,但由于不同材料之间的热膨胀系数差别较大,在更高的温度下加大了损伤层剥离难度,因此,通过采用本发明的技术方案,通过选用具有优异导热性能的碳化硅作为支撑衬底,不仅改善了离子注入过程中导致的晶圆翘曲的问题,而且,能够提高键合界面的强度,避免剥离过程中从键合界面剥离的问题,而且,提高了剥离过程中机械外力的作用面积。The material of the first supporting substrate is preferably silicon carbide, which has excellent thermal conductivity and can promptly conduct away the heat generated by ion implantation during the ion implantation process in S3, thereby weakening the thermal effect of the piezoelectric wafer, and using silicon carbide to The large stiffness characteristics suppress thermal deformation during temperature rise, suppress wafer warpage to the greatest extent, and provide a flatter surface for the second wafer bonding of S4, which reduces the bonding cost during the second wafer bonding. Bubbles and cavities on the bonding interface during the bonding process can be avoided to avoid peeling off from the bonding interface rather than the damage layer during the S5 peeling process, and improve the success rate of piezoelectric wafer thin film preparation. Existing technologies usually use higher annealing temperatures to enhance the rigidity of the bonding interface structure. However, due to the large difference in thermal expansion coefficients between different materials, it becomes more difficult to peel off the damaged layer at higher temperatures. Therefore, by using The technical solution of the present invention, by selecting silicon carbide with excellent thermal conductivity as the supporting substrate, not only improves the problem of wafer warping caused during the ion implantation process, but also improves the strength of the bonding interface and avoids the problem of wafer warping during the peeling process. The problem of peeling from the bonding interface also increases the area of action of mechanical external force during the peeling process.
进一步地,分别参阅图10a、图10b、图11a和图11b,分别为现有技术和本发明采用机械外力进行剥离的示意图。Further, refer to Figures 10a, 10b, 11a and 11b respectively, which are schematic diagrams of peeling off using mechanical external force in the prior art and the present invention respectively.
现有技术中,参阅图10a,步骤3采用机械外力机械剥离,需要沿压电晶圆的横向方向施加机械外力,其厚度取决于压电晶圆的厚度;而本发明中,参阅图10b,步骤5(图示中⑥)采用机械外力机械剥离,是沿第一支撑衬底和压电晶圆的横向方向施加机械外力,其厚度取决于压电晶圆的厚度。In the prior art, refer to Figure 10a, step 3 uses mechanical external force for mechanical peeling, which requires the application of mechanical external force along the lateral direction of the piezoelectric wafer, and its thickness depends on the thickness of the piezoelectric wafer; while in the present invention, refer to Figure 10b, Step 5 (⑥ in the figure) uses mechanical external force to mechanically peel off, which is to apply mechanical external force along the lateral direction of the first support substrate and the piezoelectric wafer, and its thickness depends on the thickness of the piezoelectric wafer.
进一步地,参阅图11a,为现有技术中的机械外力作用的厚度,计为h1;参阅图11b,本发明中的机械外力作用的厚度,计为h2,其中h2等于h1+第一支撑衬底的厚度,显而易见地,h2>h1,采用本发明技术方案,横向的机械外力的作用面积明显大于现有技术中的机械外力的作用面积,因此更加有利于机械剥离的作用力的均匀性和准确性。显然,本发明通过提高键合强度,区别于现有技术中利用机械外力沿压电单晶作用的剥离的方法,对支撑衬底施加横向机械外力,增加机械作用力的作用面积,从而在保证单晶薄膜的均匀性的前提下,实现更好的剥离。Further, refer to Figure 11a, which shows the thickness acted upon by mechanical external force in the prior art, and is calculated as h 1 ; refer to Figure 11b, which shows the thickness acted upon by mechanical external force in the present invention, calculated as h 2 , where h 2 is equal to h 1 + The thickness of the first support substrate is obviously h 2 >h 1 . Using the technical solution of the present invention, the action area of the lateral mechanical external force is significantly larger than that of the prior art, so it is more conducive to mechanical peeling. Uniformity and accuracy of force. Obviously, by improving the bonding strength, the present invention is different from the prior art method of using mechanical external force to peel along the piezoelectric single crystal. It applies lateral mechanical external force to the support substrate and increases the area of action of the mechanical force, thus ensuring that Under the premise of uniformity of single crystal film, better peeling can be achieved.
下面通过具体实施例来详细说明本发明的技术方案。The technical solution of the present invention will be described in detail below through specific examples.
实施例1Example 1
本实施例提供了一种压电单晶薄膜的制备方法,采用该方法,主要解决现有技术中存在的离子注入过程中会产生热应力,导致注入后压电晶圆发生翘曲的问题。This embodiment provides a method for preparing a piezoelectric single crystal film. This method mainly solves the problem in the prior art that thermal stress is generated during the ion implantation process, causing the piezoelectric wafer to warp after implantation.
本实施例提供了一种压电单晶薄膜的制备方法,通过引入第一支撑衬底,对第一键合结构中的压电单晶晶圆施加应力约束,从而抑制离子注入过程中不均匀热膨胀现象的发生。This embodiment provides a method for preparing a piezoelectric single crystal film. By introducing a first support substrate, stress constraints are applied to the piezoelectric single crystal wafer in the first bonding structure, thereby suppressing unevenness during the ion implantation process. Thermal expansion occurs.
参照流程图1,本实施例中的制备方法包括以下步骤:Referring to flow chart 1, the preparation method in this embodiment includes the following steps:
步骤1,提供一压电晶圆1,对压电晶圆1的两面进行抛光处理,获得相对的设置第一抛光面和第二抛光面,如图2所示,本实施例中压电晶圆1的材质选用铌酸锂(LN)为例,具体地,为128°Y切铌酸锂,厚度300µm。Step 1: Provide a piezoelectric wafer 1, polish both sides of the piezoelectric wafer 1, and obtain a first polished surface and a second polished surface opposite to each other. As shown in Figure 2, in this embodiment, the piezoelectric wafer 1 has a first polished surface and a second polished surface. The material of circle 1 is lithium niobate (LN) as an example. Specifically, it is 128°Y-cut lithium niobate with a thickness of 300µm.
步骤2,分别提供第一支撑衬底2与第二支撑衬底3,如图3所示;本实施例中,第一支撑衬底2和第二支撑衬底3材质均为碳化硅,厚度为500µm。Step 2: Provide the first supporting substrate 2 and the second supporting substrate 3 respectively, as shown in Figure 3; in this embodiment, the material of the first supporting substrate 2 and the second supporting substrate 3 is silicon carbide, with a thickness of is 500µm.
将压电晶圆1的第一抛光面101与第一支撑衬底2采用直接键合法进行晶圆键合,获得第一键合结构,键合温度为75℃,键合压力为1000 mbar。本实施例中,键合结构为128°Y切铌酸锂(压电晶圆1)与碳化硅(第一支撑衬底2)的结合,键合结构总厚800µm,上层为压电晶圆。The first polished surface 101 of the piezoelectric wafer 1 and the first support substrate 2 are wafer bonded using the direct bonding method to obtain the first bonding structure. The bonding temperature is 75°C and the bonding pressure is 1000 mbar. In this embodiment, the bonding structure is a combination of 128° Y-cut lithium niobate (piezoelectric wafer 1) and silicon carbide (first support substrate 2). The total thickness of the bonding structure is 800µm, and the upper layer is a piezoelectric wafer. .
步骤3,对第一键合结构进行离子注入,注入方向为压电晶圆1的第二抛光面至第一抛光面,在压电晶圆1内部预设深度范围处形成损伤层4,如图7所示;离子注入选择氦离子,注入能量为300 keV,注入离子的剂量为1.5×1017 ions/cm2,注入时间为6小时。Step 3: Perform ion implantation on the first bonding structure. The implantation direction is from the second polished surface to the first polished surface of the piezoelectric wafer 1 to form a damage layer 4 at a preset depth range inside the piezoelectric wafer 1, such as As shown in Figure 7; helium ions are selected for ion implantation, the injection energy is 300 keV, the dose of implanted ions is 1.5×10 17 ions/cm 2 , and the injection time is 6 hours.
步骤4,提供第二支撑衬底3,并与第一键合结构中的损伤层4的一面进行晶圆键合,获得第二键合结构,如图8所示,键合温度为75℃,键合压力为1000 mbar,也可以根据实际需要任意选择。Step 4: Provide the second supporting substrate 3 and perform wafer bonding with one side of the damaged layer 4 in the first bonding structure to obtain the second bonding structure, as shown in Figure 8. The bonding temperature is 75°C. , the bonding pressure is 1000 mbar, which can also be selected according to actual needs.
步骤5,对第二键合结构进行退火处理,使其沿着注入损伤层4发生劈裂,从而剥离得到上述一定厚度的压电单晶薄膜5,如图9所示。退火温度为250℃,退火时间为3小时,退火在氮气氛围内进行。退火完成后,压电晶圆沿着损伤层4发生劈裂,从而剥离出一定厚度的压电单晶薄膜。另一方面,对剥离余料作磨平抛光、后退火等处理后可循环利用,也可通过化学机械抛光对其减薄获得较厚的压电单晶薄膜。Step 5: perform annealing treatment on the second bonding structure to cause cleavage along the implanted damage layer 4, thereby peeling off the piezoelectric single crystal film 5 of a certain thickness, as shown in Figure 9. The annealing temperature is 250°C, the annealing time is 3 hours, and the annealing is performed in a nitrogen atmosphere. After the annealing is completed, the piezoelectric wafer is split along the damaged layer 4, thereby peeling off a certain thickness of the piezoelectric single crystal film. On the other hand, the stripped residue can be recycled after grinding, polishing, post-annealing and other treatments, or it can be thinned by chemical mechanical polishing to obtain a thicker piezoelectric single crystal film.
对剥离余料进行抛光、减薄等工艺处理后,可作为第一键合结构循环利用;也可通过化学机械抛光对其减薄获得较厚的压电单晶薄膜。采用本发明技术方案能够得到多个具有不同厚度的压电单晶薄膜。After polishing, thinning and other processes, the stripped remaining material can be recycled as the first bonding structure; it can also be thinned through chemical mechanical polishing to obtain a thicker piezoelectric single crystal film. Using the technical solution of the present invention, multiple piezoelectric single crystal films with different thicknesses can be obtained.
实施例2Example 2
本实施例与实施例1的区别在于,S2中,第一键合结构选用聚合物键合的方法获得第一键合结构,其他均与实施例1相同。The difference between this embodiment and Embodiment 1 is that in S2, the first bonding structure is obtained by using a polymer bonding method, and everything else is the same as Embodiment 1.
步骤2,提供第一支撑衬底2材质均为碳化硅,厚度为500µm。Step 2: Provide the first supporting substrate 2, which is made of silicon carbide and has a thickness of 500µm.
将压电晶圆1的第一抛光面与第一支撑衬底2采用聚合物键合的方法进行晶圆键合,获得第一键合结构。具体包括,The first polished surface of the piezoelectric wafer 1 and the first supporting substrate 2 are wafer bonded using a polymer bonding method to obtain a first bonding structure. Specifically include,
本实施例中,聚合物选择苯丙环丁烯,在压电晶圆的第一抛光面与第一支撑衬底2之间引入聚合物,并将聚合物旋涂于第一支撑衬底2表面,作为中间层,旋涂后,温度为60℃预烘干,烘干时间为30min;再次升温至250℃进行键合固化,固化时间为10min;保温10min,快速降温至室温,降温速度20℃/min。In this embodiment, phenylpropylcyclobutene is selected as the polymer, the polymer is introduced between the first polished surface of the piezoelectric wafer and the first support substrate 2 , and the polymer is spin-coated on the first support substrate 2 The surface, as the intermediate layer, is pre-dried at 60°C after spin coating, and the drying time is 30 minutes; it is heated again to 250°C for bonding and solidification, and the curing time is 10 minutes; it is kept warm for 10 minutes, and then quickly cooled to room temperature, with a cooling speed of 20 ℃/min.
实施例3Example 3
本实施例与实施例1的区别在于,第一支撑衬底选用蓝宝石(SAP),其它工艺均相同,得到具有LN/SiC结构(第二键合结构)的压电单晶薄膜。The difference between this embodiment and Embodiment 1 is that sapphire (SAP) is used as the first supporting substrate, and other processes are the same to obtain a piezoelectric single crystal film with an LN/SiC structure (second bonding structure).
实施例4Example 4
本实施例与实施例1的区别在于,第一支撑衬底选用硅(Si),其它工艺均相同,得到具有LN/SiC结构(第二键合结构)的压电单晶薄膜。The difference between this embodiment and Embodiment 1 is that silicon (Si) is selected as the first supporting substrate, and other processes are the same to obtain a piezoelectric single crystal film with an LN/SiC structure (second bonding structure).
对比例1Comparative example 1
本对比例与实施例1的区别仅在于不包括第一支撑衬底,即采用现有技术中的常用手段,如图2所示,直接在压电晶圆表面经离子注入后键合支撑衬底,并采用机械外力的方法进行剥离。键合支撑衬底与实施例1中的第二键合结构的工艺相同,离子注入和机械外力剥离的工艺也与实施例1相同。The only difference between this comparative example and Embodiment 1 is that it does not include the first supporting substrate. That is, common methods in the prior art are used, as shown in Figure 2, to directly bond the supporting substrate to the surface of the piezoelectric wafer after ion implantation. bottom, and use mechanical external force to peel off. The process of bonding the supporting substrate is the same as that of the second bonding structure in Embodiment 1, and the process of ion implantation and mechanical external force peeling is also the same as that of Embodiment 1.
对比例2Comparative example 2
本对比例与对比例1的区别在于不施加机械外力,直接对离子注入形成的损伤层进行退火剥离。The difference between this comparative example and Comparative Example 1 is that no external mechanical force is applied, and the damaged layer formed by ion implantation is directly annealed and peeled off.
对比例3Comparative example 3
本对比例与实施例2的区别在于,聚合物键合法采用现有工艺,将聚合物在旋涂在压电晶圆的第二抛光面上后,加热至60℃,预烘干30min,然后升温至200℃进行固化,固化时间60min,再自然冷却降温至室温。The difference between this comparative example and Example 2 is that the polymer bonding method adopts the existing process. After the polymer is spin-coated on the second polished surface of the piezoelectric wafer, it is heated to 60°C, pre-dried for 30 minutes, and then Raise the temperature to 200℃ for curing, the curing time is 60 minutes, and then cool down naturally to room temperature.
对比例4Comparative example 4
本对比例与实施例2的区别在于,不包括第一支撑衬底,其它步骤与实施例2相同。The difference between this comparative example and Embodiment 2 is that the first supporting substrate is not included, and other steps are the same as those in Embodiment 2.
表1 常见压电晶圆的热膨胀系数和热导率Table 1 Thermal expansion coefficient and thermal conductivity of common piezoelectric wafers
参阅表1,为常用的压电晶圆的热膨胀系数和热导率,参阅表2,为常用支撑衬底的刚度系数、热膨胀系数和热导率。由表1和表2可见,压电晶圆和支撑衬底的热膨胀系数差异较大,由于不同材料的各向异性,进行离子注入过程中,产生热效应极易导致压电晶圆产生翘曲。通常离子的剂量和能量决定压电单晶薄膜的厚度和质量,因此,在实际操作过程中一般选用优化后的离子注入条件,因此本发明对该条件不作限定。选用现有技术的离子注入计量和能量。Refer to Table 1 for the thermal expansion coefficient and thermal conductivity of commonly used piezoelectric wafers. Refer to Table 2 for the stiffness coefficient, thermal expansion coefficient and thermal conductivity of commonly used support substrates. As can be seen from Table 1 and Table 2, the thermal expansion coefficients of the piezoelectric wafer and the supporting substrate are quite different. Due to the anisotropy of different materials, the thermal effect during the ion implantation process can easily cause the piezoelectric wafer to warp. Generally, the dose and energy of ions determine the thickness and quality of the piezoelectric single crystal film. Therefore, optimized ion implantation conditions are generally selected during actual operations. Therefore, the present invention does not limit these conditions. Use state-of-the-art ion implant metering and energy.
因此,改善压电晶圆的翘曲,在离子注入条件不变的条件下,需要能够及时导走热量,鉴于此,本发明选用具有导热性更好的传热介质来解决该问题。本发明通过采用具有较高的导热性能的材料作为支撑衬底,通过其优良的导热性能及时导走热量,削弱压电晶圆表面热效应,抑制热变形的同时,对压电晶圆结构进行改善,引入热膨胀系数更小和刚度更大的支撑衬底,键合形成复合键合结构提高整体刚性和抗热变形能力。Therefore, to improve the warpage of the piezoelectric wafer, it is necessary to conduct heat away in time while maintaining the same ion implantation conditions. In view of this, the present invention selects a heat transfer medium with better thermal conductivity to solve this problem. By using a material with high thermal conductivity as a supporting substrate, the present invention conducts heat away in time through its excellent thermal conductivity, weakens the thermal effect on the surface of the piezoelectric wafer, suppresses thermal deformation, and improves the structure of the piezoelectric wafer. , introducing a support substrate with a smaller thermal expansion coefficient and greater stiffness, and bonding to form a composite bonding structure to improve the overall rigidity and thermal deformation resistance.
表2 常用支撑衬底的刚度常数、热膨胀系数和热导率Table 2 Stiffness constants, thermal expansion coefficients and thermal conductivities of commonly used support substrates
再次参阅表2,表中列出了支撑衬底的材料SiC、蓝宝石和硅的导热率,其远远大于铌酸锂压电晶圆(LN)的热导率,由高到低导热率分别为SiC>硅>蓝宝石,SiC的导热率高于蓝宝石或硅,而蓝宝石的导热率高于压电晶圆的导热率,而其它衬底材料,如石英、金刚石、氮化镓、砷化镓,其导热率也明显优于压电晶圆的导热率,在本实施例中也能够实现导走热量提高整体刚性和抗热变形的性能,抑制晶圆翘曲的产生。因此,大于压电晶圆的导热率的衬底材料都能够产生上述作用,作为最优选的实施方式,SiC为最佳的支撑衬底材料。Referring again to Table 2, the thermal conductivities of the supporting substrate materials SiC, sapphire and silicon are listed in the table. They are much greater than the thermal conductivities of lithium niobate piezoelectric wafers (LN). From high to low thermal conductivity respectively SiC>Silicon>Sapphire, the thermal conductivity of SiC is higher than that of sapphire or silicon, and the thermal conductivity of sapphire is higher than that of piezoelectric wafers, while other substrate materials, such as quartz, diamond, gallium nitride, and gallium arsenide , its thermal conductivity is also significantly better than that of the piezoelectric wafer. In this embodiment, it is also possible to dissipate heat, improve overall rigidity and thermal deformation resistance, and suppress wafer warpage. Therefore, any substrate material with a thermal conductivity greater than that of the piezoelectric wafer can produce the above effects. As the most preferred embodiment, SiC is the best supporting substrate material.
键合结构的刚性性能表征:Rigidity performance characterization of bonded structures:
分别对照例与实施例的键合结构在不同温度下模拟离子注入的压电晶圆的变形量进行对比,具体方法包括:通过采用模拟离子注入时的热效应(不同温度下)对键合结构与压电晶圆的产生变形量进行对比,以不同加热温度下压电晶圆的变形量来表征键合结构的刚性。Compare the deformation amount of the piezoelectric wafer simulated with ion implantation at different temperatures for the bonding structures of the comparative example and the embodiment. The specific method includes: using the thermal effect during simulated ion implantation (at different temperatures) to compare the bonding structure with the piezoelectric wafer. The deformation of the piezoelectric wafer is compared, and the rigidity of the bonding structure is characterized by the deformation of the piezoelectric wafer at different heating temperatures.
参阅图12为实施例1和对比例1分别得到的压电晶圆薄膜中的压电晶圆的变形量对比图;图13为实施例1和实施例3-4的键合结构在不同温度下的相对变形量对比图。其中,键合结构是指第二键合结构,也即压电单晶与第二支撑衬底的键合结构,实施例1、实施例3-4以及对比例1最终得到的具有相同键合结构的压电晶圆薄膜。Referring to Figure 12, a comparison chart of the deformation amount of the piezoelectric wafer in the piezoelectric wafer film obtained in Example 1 and Comparative Example 1 respectively; Figure 13 shows the bonding structures of Example 1 and Examples 3-4 at different temperatures. The relative deformation comparison chart below. Among them, the bonding structure refers to the second bonding structure, that is, the bonding structure between the piezoelectric single crystal and the second supporting substrate. The final results obtained in Example 1, Examples 3-4 and Comparative Example 1 have the same bonding structure. Structured piezoelectric wafer films.
由图12可以看出,在加热至同样温度下,实施例1的碳化硅与压电晶圆的键合结构的变形量明显小于对比例1的变形量;由图13可以看出,实施例1的碳化硅与压电晶圆的键合结构的变形量也明显低于和其它支撑衬底材料得到的键合结构的变形量,说明实施例1的键合结构的刚性大于压电晶圆和其它支撑衬底的材料的键合结构。显然,键合强度越高,复合而成的键合结构的稳定性越好,在外界热效应输入时,整个复合的键合结构能够作为一个更稳定的刚性整体来抑制热变形;或者说,在离子注入过程中,键合结构应具有足够大的刚性或较小的热膨胀系数来抑制注入过程中的变形量。It can be seen from Figure 12 that when heated to the same temperature, the deformation amount of the bonding structure between silicon carbide and the piezoelectric wafer in Example 1 is significantly less than the deformation amount in Comparative Example 1; it can be seen from Figure 13 that the deformation amount of the bonding structure between silicon carbide and the piezoelectric wafer in Example 1 The deformation amount of the bonding structure between silicon carbide and the piezoelectric wafer of Example 1 is also significantly lower than that of the bonding structure obtained with other support substrate materials, indicating that the rigidity of the bonding structure of Example 1 is greater than that of the piezoelectric wafer. and other supporting substrate materials. Obviously, the higher the bonding strength, the better the stability of the composite bonding structure. When external thermal effects are input, the entire composite bonding structure can act as a more stable rigid whole to suppress thermal deformation; in other words, when external thermal effects are input, the entire composite bonding structure can suppress thermal deformation. During the ion implantation process, the bonding structure should have sufficient rigidity or a small thermal expansion coefficient to suppress the deformation during the implantation process.
进一步地,上述结果与表2中的导热率的结果相符合,由此说明本发明中采用具有更高导热率和更大刚度的支撑衬底的材料能够取得更低的变形量,能够更好地抑制离子注入过程中的晶圆翘曲的发生,得到更平整、质量更高的压电薄膜。Furthermore, the above results are consistent with the thermal conductivity results in Table 2, which shows that the use of supporting substrate materials with higher thermal conductivity and greater stiffness in the present invention can achieve lower deformation and better It effectively suppresses the occurrence of wafer warpage during the ion implantation process and obtains a flatter and higher-quality piezoelectric film.
再进一步地,实施例1和对比例2进行对比,在不施加外力的作用下,也极易导致单晶薄膜厚度的不均匀性,且剥离过程中薄膜碎裂的概率较高,显然,本发明中采用增加第一支撑衬底的技术方案能够在剥离过程中,在制备的压电单晶薄膜的厚度的均匀性和产品的良品率等方面发挥重要的作用。Further, comparing Example 1 and Comparative Example 2, it is easy to cause unevenness in the thickness of the single crystal film without applying external force, and the probability of the film breaking during the peeling process is high. Obviously, this method The technical solution of adding a first support substrate in the invention can play an important role in the uniformity of the thickness of the prepared piezoelectric single crystal film and the yield rate of the product during the peeling process.
参阅图14,为实施例2和对比例4的键合结构的变形量对比图。由图可见,采用聚合物键合的方法得到的结果与直接键合的方法结果相同,在加热同样温度下,键合结构的变形量远远小于单一的压电晶圆的变形量。Refer to Figure 14, which is a comparison chart of the deformation amount of the bonding structures of Example 2 and Comparative Example 4. It can be seen from the figure that the results obtained by the polymer bonding method are the same as those obtained by the direct bonding method. When heated to the same temperature, the deformation amount of the bonded structure is much smaller than that of a single piezoelectric wafer.
再将实施例2和对比例3进行对比,本实施例采用的键合工艺在固化时间和冷却时间相比较于现有技术(对比例3)的键合方法大幅缩短,因此也缩短了压电晶圆的热效应的时间,压电晶圆的受热时间变短,能够进一步地抑制注入过程中的变形量,提高产品成功率和产品质量。Comparing Example 2 and Comparative Example 3, the bonding process adopted in this example significantly shortens the solidification time and cooling time compared with the bonding method in the prior art (Comparative Example 3), thus also shortening the piezoelectric The thermal effect time of the wafer and the heating time of the piezoelectric wafer are shortened, which can further suppress the deformation during the injection process and improve the product success rate and product quality.
在外界同样大小的热效应(相同的离子注入的能量和计量)下,复合键合结构具有较大的刚性使得热变形相比改善前减小,以提高后续工艺的成功率;由于整体刚性和键合强度的提高,且通过优先在压电晶圆表面键合第一支撑衬底,增加了机械外力的作用面积,能够大大提高压电单晶薄膜的成品率。Under the same external thermal effect (the same energy and metering of ion implantation), the composite bonding structure has greater rigidity, which reduces the thermal deformation compared to before improvement, thereby improving the success rate of subsequent processes; due to the overall rigidity and bonding The bonding strength is improved, and by preferentially bonding the first support substrate on the surface of the piezoelectric wafer, the area of action of mechanical external force is increased, which can greatly improve the yield of piezoelectric single crystal thin films.
显然,通过上述分析说明,采用本发明的键合方法,在增加了第一支撑衬底后,离子注入过程中对压电单晶的变形具有更显著的抑制效果。Obviously, through the above analysis, the bonding method of the present invention has a more significant inhibitory effect on the deformation of the piezoelectric single crystal during the ion implantation process after adding the first supporting substrate.
综上,基于以上分析,压电晶圆在离子注入过程中会产生热效应,由于压电晶圆的热膨胀存在各向异性,从而导致压电晶圆发生翘曲变形,这种翘曲变形一方面影响压电单晶薄膜的质量;另一方面,对键合结构的强度也带来极大的影响,会导致剥离的难度,该影响主要包括:过大的翘曲变形,会使得键合结构的键合界面存在空洞和气泡,空洞气泡数量过多降低键合结构的键合强度,从而导致在剥离过程中,键合结构会先从结合强度较弱的键合界面分开,而不是在损伤层的结构处被剥离,从而降低了制备器件结构的成功率。再一方面,传统工艺通常选择单面的支撑衬底,在通过机械外力剥离的方法进行剥离时,其横向的机械外力需要作用于压电晶圆,由于受到压电晶圆的厚度的限制,剥离过程中会导致对压电单晶薄膜的面内厚度均匀性存在一定程度的破坏,进而影响压电单晶薄膜的质量。因此,本发明采用两个支撑衬底,优选碳化硅作为衬底材料,利用碳化硅良好的导热性能,将离子注入过程中产生的热量及时导走,减弱热效应,减小热变形量,从而避免离子注入过程中导致的晶圆翘曲的问题。In summary, based on the above analysis, the piezoelectric wafer will produce thermal effects during the ion implantation process. Due to the anisotropy of thermal expansion of the piezoelectric wafer, the piezoelectric wafer will undergo warping deformation. On the one hand, this warping deformation Affects the quality of the piezoelectric single crystal film; on the other hand, it also has a great impact on the strength of the bonding structure, which will make it difficult to peel off. This impact mainly includes: excessive warping deformation, which will cause the bonding structure to There are voids and bubbles in the bonding interface. Excessive number of voids and bubbles reduces the bonding strength of the bonding structure. As a result, during the peeling process, the bonding structure will first separate from the bonding interface with weaker bonding strength instead of damaging it. The layer structure is peeled off, thereby reducing the success rate of preparing the device structure. On the other hand, the traditional process usually selects a single-sided support substrate. When peeling off by mechanical external force peeling, the lateral mechanical external force needs to act on the piezoelectric wafer. Due to the limitation of the thickness of the piezoelectric wafer, The peeling process will cause a certain degree of damage to the in-plane thickness uniformity of the piezoelectric single crystal film, thereby affecting the quality of the piezoelectric single crystal film. Therefore, the present invention uses two support substrates, preferably silicon carbide as the substrate material, and utilizes the good thermal conductivity of silicon carbide to conduct away the heat generated during the ion implantation process in time, weaken the thermal effect, reduce the amount of thermal deformation, thereby avoiding The problem of wafer warpage caused by the ion implantation process.
一般地,晶圆翘曲的主要原因在于在离子注入过程中产生的热应力导致的,而热应力主要与离子注入能量和剂量相关,但是在实际应用中,为了保持压电单晶薄膜的厚度,离子注入能量和剂量一般维持不变。因此,为了改善离子注入过程导致的晶圆翘曲的问题,本发明采用提高键合结构的刚性或者较小的热膨胀系数来抑制离子注入过程中的变形量,通过增加第一支撑衬底,且不改变离子注入能量和剂量,从而保证压电单晶薄膜的质量和厚度。对常规的注入晶圆进行结构上的改善,引入另一支撑晶圆进行键合形成复合结构再进行后续工艺。在外界同样大小的热效应下,该复合结构具有较大的刚性使得热变形相比改善前减小,以提高后续工艺的成功率。Generally, the main cause of wafer warpage is the thermal stress generated during the ion implantation process, and the thermal stress is mainly related to the ion implantation energy and dose. However, in practical applications, in order to maintain the thickness of the piezoelectric single crystal film , the ion implantation energy and dose generally remain unchanged. Therefore, in order to improve the problem of wafer warpage caused by the ion implantation process, the present invention uses increased rigidity of the bonding structure or a smaller thermal expansion coefficient to suppress the deformation during the ion implantation process, by adding a first supporting substrate, and The ion implantation energy and dose are not changed, thereby ensuring the quality and thickness of the piezoelectric single crystal film. The structure of the conventional implanted wafer is improved, and another support wafer is introduced for bonding to form a composite structure for subsequent processes. Under the same thermal effect from the outside world, the composite structure has greater rigidity so that the thermal deformation is reduced compared with before improvement, thereby improving the success rate of subsequent processes.
以上仅为本发明的优选实施例,其并非因此限制本发明的保护范围,对于本领域的技术人员来说,本发明可以有各种更改和变化。凡在本发明的精神和原则之内,通过常规的替代或者能够实现相同的功能在不脱离本发明的原理和精神的情况下对这些实施例进行变化、修改、替换、整合和参数变更均落入本发明的保护范围内。The above are only preferred embodiments of the present invention, which do not limit the scope of the present invention. For those skilled in the art, the present invention may have various modifications and changes. Any changes, modifications, substitutions, integrations, and parameter changes to these embodiments that are within the spirit and spirit of the present invention through conventional substitutions or can achieve the same functions without departing from the principles and spirit of the present invention shall fall within the scope of the present invention. into the protection scope of the present invention.
Claims (10)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202410078589.0A CN117597008A (en) | 2024-01-19 | 2024-01-19 | A method for improving warpage of injected wafer and piezoelectric single crystal film and preparation method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202410078589.0A CN117597008A (en) | 2024-01-19 | 2024-01-19 | A method for improving warpage of injected wafer and piezoelectric single crystal film and preparation method thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN117597008A true CN117597008A (en) | 2024-02-23 |
Family
ID=89920576
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202410078589.0A Pending CN117597008A (en) | 2024-01-19 | 2024-01-19 | A method for improving warpage of injected wafer and piezoelectric single crystal film and preparation method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN117597008A (en) |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040253795A1 (en) * | 2003-06-11 | 2004-12-16 | Muriel Martinez | Methods of producing a heterogeneous semiconductor structure |
| CN108365083A (en) * | 2018-02-07 | 2018-08-03 | 济南晶正电子科技有限公司 | The manufacturing method of composite piezoelectric substrate for SAW device |
| CN111769040A (en) * | 2020-06-19 | 2020-10-13 | 济南晶正电子科技有限公司 | A method for ion implantation of piezoelectric wafer, implantation sheet, piezoelectric film and electronic component |
| CN111883646A (en) * | 2020-07-07 | 2020-11-03 | 中国科学院上海微系统与信息技术研究所 | Preparation method of silicon-based lithium tantalate piezoelectric single crystal film substrate |
| CN112467024A (en) * | 2020-11-24 | 2021-03-09 | 上海新微科技集团有限公司 | Preparation method of heterostructure thin film substrate |
| CN115867107A (en) * | 2023-02-27 | 2023-03-28 | 青禾晶元(天津)半导体材料有限公司 | Method for synchronously preparing two composite piezoelectric substrates by using bonding technology |
-
2024
- 2024-01-19 CN CN202410078589.0A patent/CN117597008A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040253795A1 (en) * | 2003-06-11 | 2004-12-16 | Muriel Martinez | Methods of producing a heterogeneous semiconductor structure |
| CN108365083A (en) * | 2018-02-07 | 2018-08-03 | 济南晶正电子科技有限公司 | The manufacturing method of composite piezoelectric substrate for SAW device |
| CN111769040A (en) * | 2020-06-19 | 2020-10-13 | 济南晶正电子科技有限公司 | A method for ion implantation of piezoelectric wafer, implantation sheet, piezoelectric film and electronic component |
| CN111883646A (en) * | 2020-07-07 | 2020-11-03 | 中国科学院上海微系统与信息技术研究所 | Preparation method of silicon-based lithium tantalate piezoelectric single crystal film substrate |
| CN112467024A (en) * | 2020-11-24 | 2021-03-09 | 上海新微科技集团有限公司 | Preparation method of heterostructure thin film substrate |
| CN115867107A (en) * | 2023-02-27 | 2023-03-28 | 青禾晶元(天津)半导体材料有限公司 | Method for synchronously preparing two composite piezoelectric substrates by using bonding technology |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108493334B (en) | A kind of preparation method of thin film heterostructure | |
| CN110137341B (en) | Preparation method of single crystal piezoelectric film heterogeneous substrate | |
| US11245377B2 (en) | Composite substrate and method of manufacturing composite substrate | |
| CN110534474B (en) | Preparation method of thin film on substrate | |
| CN108365083B (en) | Method for manufacturing composite piezoelectric substrate for surface acoustic wave device | |
| CN110880920A (en) | Preparation method of heterogeneous thin film structure | |
| CN113394338A (en) | Preparation method of heterogeneous single crystal film and heterogeneous single crystal film | |
| CN112467024A (en) | Preparation method of heterostructure thin film substrate | |
| TW201908124A (en) | Highly heat conductive device substrate and method for producing same | |
| CN115933014A (en) | Preparation method of submicron monocrystal film | |
| CN118431091A (en) | A three-dimensional bonding method for diamond, gallium nitride and lithium tantalate devices | |
| EP3696869A1 (en) | Nano-scale single crystal thin film | |
| CN112542379A (en) | Film patterning process method, composite film and electronic component | |
| CN117597008A (en) | A method for improving warpage of injected wafer and piezoelectric single crystal film and preparation method thereof | |
| CN110010755A (en) | Preparation method, monocrystal thin films and the resonator of monocrystal thin films with buffer layer | |
| CN120035365A (en) | A piezoelectric composite substrate for reducing wafer warpage and its preparation method and application | |
| CN111883646B (en) | A kind of preparation method of silicon-based lithium tantalate piezoelectric single crystal thin film substrate | |
| CN114448372B (en) | Preparation method of heterogeneous thin film substrate and filter | |
| CN113140450B (en) | A kind of method and application of preparing thin film | |
| CN111883648B (en) | Preparation method of piezoelectric film, piezoelectric film and band-pass filter | |
| CN114695148B (en) | A heterogeneous bonding method of silicon and lithium niobate for silicon-based optoelectronic devices | |
| JP2002290182A (en) | Method for manufacturing substrate for surface acoustic wave device | |
| CN111519255A (en) | Lithium tantalate wafer heterogeneous bonding method | |
| CN113764574A (en) | A kind of preparation method of heterogeneous thin film substrate and acoustic filter | |
| CN114284135B (en) | Preparation method of composite substrate, composite substrate and electronic component |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |