[go: up one dir, main page]

CN117456903A - Display panel driving method, driver chip and display device - Google Patents

Display panel driving method, driver chip and display device Download PDF

Info

Publication number
CN117456903A
CN117456903A CN202311394851.4A CN202311394851A CN117456903A CN 117456903 A CN117456903 A CN 117456903A CN 202311394851 A CN202311394851 A CN 202311394851A CN 117456903 A CN117456903 A CN 117456903A
Authority
CN
China
Prior art keywords
channel group
gray
sub
subframe
subframes
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202311394851.4A
Other languages
Chinese (zh)
Other versions
CN117456903B (en
Inventor
张海川
李士达
雍尚刚
于海洋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chipone Technology Beijing Co Ltd
Original Assignee
Chipone Technology Beijing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chipone Technology Beijing Co Ltd filed Critical Chipone Technology Beijing Co Ltd
Priority to CN202311394851.4A priority Critical patent/CN117456903B/en
Publication of CN117456903A publication Critical patent/CN117456903A/en
Application granted granted Critical
Publication of CN117456903B publication Critical patent/CN117456903B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2003Display of colours
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007Display of intermediate tones
    • G09G3/2018Display of intermediate tones by time modulation using two or more time intervals
    • G09G3/2022Display of intermediate tones by time modulation using two or more time intervals using sub-frames
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007Display of intermediate tones
    • G09G3/2074Display of intermediate tones using sub-pixels
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0271Adjustment of the gradation levels within the range of the gradation scale, e.g. by redistribution or clipping
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/06Adjustment of display parameters
    • G09G2320/0666Adjustment of display parameters for control of colour parameters, e.g. colour temperature

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The application discloses a driving method of a display panel, a driving chip and a display device. The display panel comprises a plurality of pixels arranged in an array, each display frame comprises N subframes, the scanned and gated pixels receive corresponding pulse signals through data channels connected with the scanned and gated pixels to display gray scales, and the driving method comprises the following steps: dividing the data channels into m channel groups, each channel group comprising a plurality of data channels; and for each channel group, when the display gray level is lower than/equal to a preset gray level value, providing corresponding pulse signals in p subframes corresponding to the channel group, wherein each channel group has p subframes corresponding to the channel group in N subframes, the p subframes corresponding to any two channel groups are at least not completely identical, and at least one channel group in each subframe of the N subframes is turned off, so that the load loaded on the LED driving chip at the same moment is reduced, the width loss of low gray pulses is reduced, and the display effect is improved.

Description

Driving method, driving chip and display device of display panel
Technical Field
The present invention relates to the field of display technologies, and in particular, to a driving method and a driving chip for a display panel, and a display device.
Background
The LED as a novel illumination material has the advantages of long service life, low power consumption, small volume, safety, reliability and the like. Are currently widely used in lighting, display screens and other devices. With the development of the small-dot-pitch LED technology and the gray scale modulation technology, the LED display screen can display more delicate and vivid images and pictures at present.
In order to improve the use efficiency of the chip and save the cost of constructing the screen, the number of sweeps supported by the driving chip is also increasing. For example, compared with a 64-scan driving chip scheme, the 128-scan (ultra-high-scan) driving chip can drive 2 times of pixels by using the same driving chip number, so that the driving chip number can be reduced by 50%, the PCB circuit design is simplified, and the reliability of the system is improved. However, the super-high scan chip has an inherent brightness limitation, and in the prior art, the brightness of 600nits can be maintained on the LED display screen of P1.2-P2 (the distance between each pixel is 1.2-2 mm) by increasing the column driving current and the row MOS withstand voltage. However, in the case of low gradation, there are cases where the display screen is colored and the mottle is serious.
Therefore, a new driving method, driving chip and display device for the display panel are needed.
Disclosure of Invention
In view of the foregoing, an object of the present application is to provide a driving method, a driving chip, and a display device for a display panel.
According to an aspect of the present application, there is provided a driving method of a display panel including a plurality of pixels arranged in an array, each display frame including N subframes in each of which the plurality of pixels are scanned line by line, the scanned and scanned pixels receiving corresponding pulse signals through data channels connected thereto to display gray scales, the driving method comprising: dividing the data channels into m channel groups, wherein each channel group comprises a plurality of data channels; and for each channel group, when the display gray level is lower than/equal to a preset gray level value, providing corresponding pulse signals in p subframes corresponding to the channel group, wherein each channel group has the p subframes corresponding to the channel group in the N subframes, the p subframes corresponding to any two channel groups are at least not completely identical, at least one channel group in each subframe of the N subframes is turned off, m, N is more than 1, p is more than or equal to 1, m, p and N are integers.
Optionally, the driving method further includes: obtaining p sub-gray values according to the original gray value of the display frame and the non-scattering threshold value; and for each channel group, distributing the p sub-gray values to the corresponding p sub-frames according to the gray growth sequence number arrangement sequence of the N sub-frames corresponding to the channel group, wherein the gray growth sequence number represents the priority of distributing the sub-gray values to the sub-frames, the gray growth sequence numbers of the first p high priorities are at least not completely identical in the gray growth sequence number arrangement sequence corresponding to any two channel groups, and for each sub-frame of the N sub-frames, the gray growth sequence number corresponding to at least one channel group is not the gray growth sequence number of the first p high priorities.
Optionally, the step of obtaining the grayscale growth sequence number arrangement sequence corresponding to each channel group includes: acquiring the gray growth sequence number arrangement sequence of the N subframes corresponding to one channel group; taking the gray scale growth sequence number of each subframe as the gray scale growth sequence number of the subframe which is preset with the subframe interval and is displayed before the subframe to obtain the gray scale growth sequence number arrangement sequence corresponding to the other channel group; or taking the gray scale growth sequence number of each subframe as the gray scale growth sequence number of the subframe which is preset with the subframe interval and is displayed later to obtain the gray scale growth sequence number arrangement sequence corresponding to the other channel group.
Optionally, the method for dividing the data channels into m channel groups includes grouping the data channels according to an arrangement of the pixels corresponding to the data channels in the same pixel row or grouping the data channels according to data of the data channels so that each channel group includes the same number of the data channels.
Optionally, each subframe has at most one channel group corresponding to the subframe for providing the pulse signal, and the preset gray value is N times of the quotient of the non-scattering threshold value and m.
Optionally, the channel group includes: a first channel group including the data channels corresponding to an even-numbered of the pixels of any one pixel row; and a second channel group including the data channels corresponding to the odd-numbered pixels of the pixel row.
Optionally, for one of the first channel group and the second channel group, the gray scale growth sequence number of the N subframes corresponding to the channel group is obtained by a dichotomy as a first arrangement sequence, and for the other of the first channel group and the second channel group, the gray scale growth sequence number of each subframe in the first arrangement sequence is used as the gray scale growth sequence number of the subframe which is located adjacent to the subframe and is displayed later, so as to obtain a second arrangement sequence.
Optionally, the step of allocating p sub-gray values to the corresponding p sub-frames includes: determining the number of frames of the current display frame; determining the pixel row number of the pixel; and allocating each sub-gray value according to whether the parity of the frame number and the pixel line number is the same, wherein the corresponding sub-gray value is allocated to the first channel group according to the first arrangement sequence, and the corresponding sub-gray value is allocated to the second channel group according to the second arrangement sequence; or allocating the corresponding sub-gray values for the first channel group according to the second arrangement sequence, and allocating the corresponding sub-gray values for the second channel group according to the first arrangement sequence.
According to still another aspect of the present application, there is provided a driving chip of a display panel, wherein the driving chip is configured to perform the driving method of any one of the above.
According to a third aspect of the present application, there is provided a display device, including: the display panel comprises a plurality of pixels which are arranged in an array, each display frame comprises N subframes, in each subframe, the pixels are scanned and gated line by line, and the scanned and gated pixels receive corresponding pulse signals through data channels connected with the pixels to display gray scale; and a data driving circuit including an SPWM unit for supplying the pulse signal to each of the data channels in a corresponding row scanning phase according to any one of the driving methods described above.
Optionally, the display panel includes at least one of a light emitting diode display panel, a sub-millimeter light emitting diode display panel, a micro light emitting diode display panel, and a quantum dot light emitting diode display panel.
According to the driving method, the driving chip and the display device of the display panel, all data channels of the display panel are grouped, when the display gray level is lower than a preset gray level value, any two channel groups provide pulse signals in at least partially different subframes, so that the data channel corresponding to at least one channel group in each subframe is turned off, the situation that the width loss of the pulse signals of all data channels is large in the rising stage due to the fact that all channels are opened and the tube array driving load is large is avoided, and therefore the picture display quality is improved.
Furthermore, the data channels are divided into a first channel group and a second channel group through the arrangement of the pixels corresponding to the data channels in the same pixel row, each data channel of one channel group is opened at most in the same subframe, and flicker is eliminated by utilizing visual inertia of human eyes by adopting an alternate display mode of adjacent rows of adjacent display frames, so that the display quality is further improved.
Drawings
The above and other objects, features and advantages of the present invention will become more apparent from the following description of embodiments of the present invention with reference to the accompanying drawings, in which:
FIG. 1 shows a comparative schematic of PWM and SPWM algorithms;
FIG. 2 shows a schematic diagram of a display where all data channels are open in the same subframe;
fig. 3 is a schematic flow chart of a driving method of a display panel according to an embodiment of the present application;
FIG. 4 is a schematic display diagram of a display panel driven according to the driving method of the present application;
FIG. 5 shows two different gray scale growth sequence number arrangements;
FIG. 6 shows a schematic flow chart of assigning sub-gray values shown in FIG. 3;
FIG. 7A is a schematic diagram showing a display panel of sub-frame 0 of display frame 1;
FIG. 7B is a schematic diagram showing a display panel of the 1 st sub-frame of the 1 st display frame;
FIG. 7C is a schematic diagram showing a display panel of sub-frame 0 of display frame 2;
FIG. 7D is a schematic diagram showing a display panel of sub-frame 1 of display frame 2;
fig. 8 shows a schematic block diagram of a display device according to an embodiment of the present application.
Detailed Description
Various embodiments of the present invention will be described in more detail below with reference to the accompanying drawings. The same reference numbers will be used throughout the drawings to refer to the same or like parts. For clarity, the various features of the drawings are not drawn to scale.
Also, certain terms are used throughout the description and claims to refer to particular components. It will be appreciated by those of ordinary skill in the art that manufacturers may refer to a component by different names. The present patent specification and claims do not take the form of an element or components as a functional element or components as a rule.
Unless defined otherwise, technical or scientific terms used in this disclosure should be given the ordinary meaning as understood by one of ordinary skill in the art to which this disclosure belongs. The terms "first," "second," and the like, as used in this disclosure, do not denote any order, quantity, or importance, but rather are used to distinguish one element from another. Likewise, the terms "a," "an," or "the" and similar terms do not denote a limitation of quantity, but rather denote the presence of at least one. The word "comprising" or "comprises", and the like, means that elements or items preceding the word are included in the element or item listed after the word and equivalents thereof, but does not exclude other elements or items. The terms "connected" or "connected," and the like, are not limited to physical or mechanical connections, but may include electrical connections, whether direct or indirect. "upper", "lower", "left", "right", etc. are used merely to indicate relative positional relationships, which may also be changed when the absolute position of the object to be described is changed.
In order to facilitate a better understanding of the present application, a brief description of the application scenario and design concept related to the present application is provided below.
The display panel generally includes a plurality of pixels arranged in an array, for example, an LED display panel, and each pixel corresponds to one LED lamp bead. When displaying a picture, each pixel is scanned and gated line by line, and the scanned and gated pixel receives a corresponding pulse signal through a data channel connected with the scanned and gated pixel to display gray scale. It should be understood, however, that the display panel may also be a combination of at least one or more of a miniLED display panel (i.e., a sub-millimeter light emitting diode display panel), a micro led display panel (i.e., a micro light emitting diode display panel), a quantum dot light emitting diode display panel.
Since the human eye has a certain persistence threshold, when the time interval between two frames of pictures displayed on the display panel exceeds the persistence threshold, the human eye perceives a certain degree of picture flickering, and in order to avoid the problem as much as possible, the time interval between the adjacent pixel on time periods should be as small as possible below the persistence threshold.
FIG. 1 shows a comparative schematic of PWM and SPWM algorithms. Unlike the PWM display algorithm centralized display, the SPWM algorithm equally divides the time of one display frame into a plurality of subframes, then breaks up the on-time of one display frame and distributes it to at least one of the subframes for display. For example, assuming that the original frame rate is 60Hz, if a PWM algorithm is employed, the refresh rate is 60Hz. However, if the SPWM algorithm is used, as shown in fig. 1, if the number of subframes of a frame is 4, the refresh rate is 240Hz; if the number of subframes of one frame is 32, the refresh rate is 1920Hz. Therefore, in the embodiments of the present application, the SPWM algorithm is preferred for display.
Further, taking an example of equally dividing one display frame into N subframes (N > 1). The on-time of one display frame is scattered and allocated to at least one sub-frame, that is, the original gray value of the display frame is scattered to obtain p sub-gray values (p.gtoreq.1), and p sub-gray values are selected among N sub-frames to be allocated (each sub-frame is allocated at most one sub-gray value). The original gray value of the broken display screen usually adopts a low gray non-breaking algorithm. Firstly, presetting a non-scattering threshold, and obtaining a sub-gray value (p=1) according to the original gray value when the original gray value is lower than or equal to the non-scattering threshold, wherein the sub-gray value is equal to the original gray value; when the original gray value is larger than the non-break-up threshold, p sub gray values (p > 1) are obtained from the original gray value, wherein at least one sub gray value is equal to the non-break-up threshold and at most one sub gray value is smaller than the non-break-up threshold. For example, as shown in fig. 1, assuming that the original gray value is 5, the non-scattering threshold is 2, three sub-gray values (2, 1, respectively) can be obtained after scattering the original gray value.
In some embodiments, each data channel typically provides a pulse signal in the same subframe (i.e., each data channel is open in the same subframe), for example, referring to fig. 2, taking the example that the display panel includes 8 data channels, n=8, the original gray value=the non-scattering threshold value=4t (T is the display gray unit), each data channel provides a pulse signal corresponding to a 4T display gray in the 0 th subframe. However, as the number of scan supported by the driving chip increases, the tube driving current is generally increased to maintain the brightness of the display panel. Because the driving current of the tubulation is large, the opening of all data channels can generate larger impact on the tubulation, so that the instantaneous heavy load of the tubulation is caused, and the width loss of the pulse signal rising stage corresponding to each data channel is larger. Since the width of the pulse signal itself is short when the display gray scale is low, a large loss may cause color cast and a phenomenon of pitting to be serious when the display gray scale is low.
In view of the above problems, the present application provides a driving method of a display panel, in particular, a plurality of channel groups each including at least one data channel, obtained by grouping the data channels. Corresponding to each channel group, there are p subframes corresponding to the channel group in N subframes, and each channel group provides corresponding pulse signals in the p subframes corresponding to the channel group. When the display gray level is lower than/equal to a preset gray level value, at least p subframes corresponding to any two channel groups are not completely identical, and at least one channel group in each subframe of N subframes is turned off to avoid the impact of all the data channels on the tube array (N is more than 1, p is more than or equal to 1, and N and p are integers).
The driving method of the display panel provided by the application can be applied to, for example, an LED display panel (including a light emitting diode display panel, a micro light emitting diode display panel, a mini light emitting diode display panel and the like). The display panel comprises a plurality of pixels arranged in an array, each display frame comprises N subframes (N is more than 1), each pixel is scanned and gated line by line in each subframe, and the scanned and gated pixel receives corresponding pulse signals through a data channel connected with the scanned and gated pixel to display gray scale.
Fig. 3 shows a flowchart of a driving method of a display panel according to an embodiment of the present application. Fig. 4 is a schematic diagram of driving a display panel according to a driving method according to an embodiment of the present application. In the following embodiments, for ease of understanding, the display panel is used to provide pulse signals through 8 data channels, each display frame includes 8 subframes, the original gray value of the current display frame is 4T, and the non-break threshold is 3T, where T is a display gray unit. It should be understood, however, that a display panel suitable for the driving method provided in the present application is not limited by the above parameters. The driving method of the display panel according to the embodiment of the present application is further described below with reference to fig. 3 and 4.
Referring to fig. 3, the driving method of the display panel provided in the embodiment of the application includes the following steps:
step S101, dividing the data channels of the display panel into m channel groups (m > 1 and is an integer):
in the present application, the data channels of the display panel are divided into m channel groups (m > 1 and are integers), each channel group including at least one data channel. In some embodiments, the division may be based on the number of data channels, i.e., each channel group includes a preset number of data channels, e.g., each data channel is individually grouped. In some other embodiments, the pixels may be grouped according to the arrangement order of the pixels corresponding to each data channel on the display panel. For example, referring to fig. 4, for display uniformity, data channels corresponding to an even number of pixels are divided into a first channel group according to an arrangement order of pixels corresponding to each data channel on a display panel; dividing the data channels corresponding to the odd-numbered pixels into a second channel group, namely, the first channel group comprises a 0 th data channel corresponding to the 0 th pixel, a 2 nd data channel corresponding to the 2 nd pixel, a 4 th data channel corresponding to the 4 th pixel and a 6 th data channel corresponding to the 6 th pixel; the second channel group includes a 1 st data channel corresponding to a 1 st pixel, a 3 rd data channel corresponding to a 3 rd pixel, and a 5 th data channel corresponding to a 5 th pixel, a 7 th data channel corresponding to a 7 th pixel, wherein the pixels are sequentially arranged in the order of 0, 1, 2, 3, 4, 5, 6, 7 in the row direction.
Step S102, obtaining p sub-gray values (p is larger than or equal to 1 and is an integer) according to the original gray value of the display frame and the non-break threshold value:
in the step, a low gray non-scattering algorithm is adopted, and p sub gray values (p is larger than or equal to 1 and is an integer) are obtained according to the original gray values and the non-scattering threshold.
Specifically, a non-scattering threshold is preset first, and when the original gray value is lower than or equal to the non-scattering threshold, a sub gray value (p=1) is obtained according to the original gray value, and the sub gray value is equal to the original gray value; when the original gray value is larger than the non-break-up threshold, p sub gray values (p > 1) are obtained from the original gray value, wherein at least one sub gray value is equal to the non-break-up threshold and at most one sub gray value is smaller than the non-break-up threshold.
For example, in fig. 4, the original gray value of the current display frame is 4T (T is a gray display unit), the non-break-up threshold is 3T, and two sub-gray values of 3T and 1T are obtained according to the low gray non-break-up algorithm.
Further, in the embodiment of the present application, to ensure that at least one channel group is turned off in each of N subframes, the following formula needs to be satisfied:
m×p≤(m-1)N (1)
wherein m is the number of channel groups, N is the number of subframes included in each display frame, p is the number of sub-gray values, m, p and N are integers, m and N are more than 1, and p is more than or equal to 1.
Further, in some embodiments, to reduce the complexity of the system operation, at most one channel group corresponding to each subframe provides a pulse signal. Accordingly, to ensure that at least one channel group is turned off per subframe, the following formula is satisfied:
m×p≤N (2)
wherein m is the number of channel groups, N is the number of subframes included in each display frame, p is the number of sub-gray values, m, p and N are integers, m and N are more than 1, and p is more than or equal to 1.
According to the above formula (2), that is, the gray value applicable to the driving method provided in the present application satisfies:
wherein G is the original gray value of the display frame, H is the non-scattering threshold, N is the number of subframes included in the display frame, and m is the number of channel groups.
It should be understood from the above equation (3) that the preset gray value of the display gray is at most the quotient of the product of the non-break-up threshold and the number of subframes of the display frame and the number of channel groups, in order to improve the display quality in a larger low gray range, the number of channel groups should be reduced as much as possible (i.e. the value of m should be as small as possible, for example, m=2 in the embodiment shown in fig. 4).
Step S103, for each channel group, acquiring the gray growth sequence number arrangement sequence of N subframes corresponding to the channel group:
the gray scale growth sequence number is a parameter representing the sub gray scale value allocation priority of each sub frame, and the smaller the gray scale growth sequence number is, the higher the sub gray scale value allocation priority is, and the larger the probability that the sub gray scale value of the sub frame is not 0 is. It should be understood, however, that for any sub-frame, the gray scale growth sequence number of that sub-frame does not represent the display order of that sub-frame. In different working conditions, the gray scale growth sequence number arrangement sequence of the N subframes is generally adjusted according to actual display requirements.
Fig. 5 shows a number of different gray scale growth sequence numbers. As shown in fig. 5, taking a display frame including eight subframes as an example, the 0 th to 7 th subframes are obtained according to the display sequence ordering numbers of the eight subframes, in some embodiments, for more uniform display effect, a gray scale growth sequence number ordering order of 8 subframes may be obtained according to a dichotomy: the gray scale growth numbers corresponding to the 0 th sub-frame to the 7 th sub-frame displayed in sequence are 04261537 respectively (i.e. the first display order).
In the step, for each channel group, the gray scale growth sequence number arrangement sequence of N subframes corresponding to the channel group is obtained, in the gray scale growth sequence number arrangement sequence corresponding to any two channel groups, the arrangement of the gray scale growth sequence numbers of the first p high priority is at least not identical, and each subframe of the N subframes is provided with at least one channel group corresponding to the subframe, and in the channel group, the gray scale growth sequence number of the subframe is not the gray scale growth sequence number of the first p high priority.
However, in order to avoid providing pulse signals for each channel group in the same subframe, multiple calculation and judgment are required in the process of obtaining the sequence of the gray scale growth sequence numbers corresponding to different channel groups, and the requirement on the calculation capability of the circuit is high, so that a more complex circuit structure is also required, and the integrated development of the chip is not facilitated.
In a preferred embodiment, in order to simplify the circuit structure, only the gray scale growth sequence number arrangement sequence corresponding to one channel group is obtained; and taking the gray scale growth sequence number of each subframe under the channel group as the gray scale growth sequence number of the subframe which is preset with the interval of the subframe and is displayed before the subframe to obtain the gray scale growth sequence number arrangement sequence corresponding to the other channel group, and obtaining the gray scale growth sequence number arrangement sequence corresponding to each channel group by shifting the gray scale growth sequence number of each subframe. However, it should be understood that in some embodiments, the gray scale growth sequence number of each subframe in the channel group may be used as the gray scale growth sequence number of the subframe which is preset with the interval of the subframe and is displayed later to obtain the gray scale growth sequence number arrangement sequence corresponding to another channel group.
The following describes the acquisition of gray scale growth numbers corresponding to different channel groups by way of a shift in a forward manner with reference to fig. 4 and 5. In the embodiment shown in fig. 4, for one of the first channel group (the 0 th, 2 nd, 4 th, and 6 th data channels) and the second channel group (the 1 st, 3 rd, 5 th, and 7 th data channels) (in fig. 4, for example, the first channel group), the gray scale growth sequence number arrangement order corresponding to the channel group is obtained by the dichotomy, that is, for the first channel group, the gray scale growth sequence numbers corresponding to the 0 th to 7 th subframes ordered in the display order are 04261537 (that is, the first arrangement order in fig. 5). For the other of the first channel group and the second channel group (e.g., the second channel group), the gray scale growth sequence number of the sub-frame adjacent to each sub-frame (i.e., the preset number of intervals is 0) and displayed in the first arrangement sequence is used as the gray scale growth sequence number of the sub-frame corresponding to the second channel group, i.e., the gray scale growth sequence numbers corresponding to the sub-frames 0 to 7 are ordered according to the display sequence (i.e., the second arrangement sequence in fig. 5). In some embodiments, for the other of the first channel group and the second channel group (for example, the second channel group), the gray scale growth sequence number of the sub-frame adjacent to each sub-frame and displayed later in the first arrangement sequence may also be used as the gray scale growth sequence number of the sub-frame corresponding to the second channel group, that is, the gray scale growth sequence numbers corresponding to the 0 th sub-frame to the 7 th sub-frame ordered in the display sequence are 42615370 (not shown in the figure).
In addition, it should be noted that, in some embodiments, when the gray scale growth sequence numbers corresponding to different channel groups are obtained by a shifting manner, the gray scale growth sequence numbers corresponding to each channel group of a certain subframe may all belong to the gray scale growth sequence numbers of the first p high priority levels after shifting, and at this time, the gray scale growth sequence numbers are continuously shifted in a shifting manner so as to correspond to the gray scale growth sequence numbers corresponding to the subframes preset for a number of subframes at the next interval and displayed in the preceding/following subframe.
Step S104, for each channel group, each sub-gray value is allocated to the corresponding sub-frame according to the gray growth sequence number arrangement order:
in the embodiment of the present application, each subframe corresponds to at most one sub-gray value, so in this step, for each channel group, according to the high-ranking order of the gray growth sequence numbers of the subframes corresponding to the channel group, the corresponding sub-gray value (i.e., p sub-gray values obtained after breaking up the original gray values) is allocated to the first p subframes with higher sub-gray value priorities. The p subframes corresponding to any two channel groups are at least not identical, and at least one channel group in each subframe is turned off.
Step S105, for each channel group, providing a corresponding pulse signal according to the sub-gray value of each sub-frame.
And each data channel of each channel group provides corresponding pulse signals in p subframes corresponding to the channel group according to the subframe gray values of the subframes so as to display gray. Each channel group is turned off in a subframe to which a sub-gradation value is not assigned (i.e., a subframe having a gradation value of 0).
According to the driving method of the display panel, each data channel of the display panel is grouped, when the display gray level is lower than the preset gray level value, any two channel groups provide pulse signals in at least partial different subframes, so that the data channel corresponding to at least one channel group in each subframe is turned off, the problem that the width loss of each data channel pulse signal in the rising stage is large due to the fact that all channels are opened and the tube array driving load is large is avoided, and therefore the picture display quality is improved.
However, for the embodiment shown in fig. 4, the first channel group and the second channel group may give a flickering sense when displayed, and in order to avoid such a problem, a method of alternately displaying adjacent lines of adjacent frame display pictures uses inertia of human eyes to eliminate such flickering sense. Thus in the embodiment shown in fig. 4 (the first channel group and the second channel group are divided according to the parity order of the corresponding pixels), referring to fig. 6, the assignment of the sub-gray values to the corresponding sub-frames according to the gray growth sequence number arrangement further comprises the steps of:
step S1041, determining the number of frames of the current display frame;
in general, a display panel sequentially displays a plurality of display frames, and in this step, the number of frames of the current display frame, specifically, the display frame number parity is determined.
Step S1042, determining the number of pixel rows where the pixels are located;
the display panel includes a plurality of pixels arranged in an array, and typically, in each sub-frame, the display panel sequentially scans each pixel row, so that each pixel of the display panel displays a gray scale once in each sub-frame. In this step, the number of pixel rows where the current pixel is located, specifically, the parity of the number of pixel rows where the current pixel is located is determined.
Step S1043, assigning sub-gray values according to whether the parity of the frame number and the pixel line number is the same:
in some embodiments, when the parity of the display frame number and the pixel line number is the same, corresponding sub-gray values are allocated to the first channel group according to the first arrangement sequence, and corresponding sub-gray values are allocated to the second channel group according to the second arrangement sequence; when the parity of the display frame number and the pixel line number is different, corresponding sub-gray values are allocated to the first channel group according to the second arrangement sequence, and corresponding sub-gray values are allocated to the second channel group according to the first arrangement sequence.
Fig. 7A, 7B, 7C, and 7D show display schematic diagrams of the display panel of the embodiment shown in fig. 4 in the first display frame 0 th subframe, the first display frame 1 st subframe, the second display frame 0 th subframe, and the second display frame 1 st subframe, respectively.
Referring to fig. 7A to 7D, in the odd-even display frame, a certain data channel of a certain line is alternately displayed in adjacent subframes (for example, a first data channel of a first line is displayed in a 0 th subframe of a first display frame and a 1 st subframe of a second display frame), so that visual inertia of human eyes is utilized in time to avoid a flicker phenomenon generated when a first channel group and a second channel group are always displayed in a certain subframe of the frame. In a certain display frame, alternate display of a certain data channel in odd-even rows realizes visual average of display gray scale by using the visual resolution limitation of human in space, so that the brightness uniformity is better. Thus, the flicker is eliminated by alternately displaying adjacent lines of the display frames of adjacent frames.
However, it should be understood that the present application is not limited thereto, for example, in some other embodiments, when the parity of the number of display frames and the number of pixel rows is different, a corresponding sub-gray value is assigned to the first channel group according to the first selection manner, and a corresponding sub-gray value is assigned to the second channel group according to the second selection manner; and when the parity of the display frame number and the pixel line number is the same, corresponding sub-gray values are allocated to the first channel group according to the second selection mode, and corresponding sub-gray values are allocated to the second channel group according to the first selection mode.
The application further provides a driving chip of a display panel, which is used for executing the driving method, and has any of the above beneficial effects, and will not be described herein.
In addition, the application also provides a display device, which can be used for occasions such as a head-mounted display device, an intelligent television, an intelligent watch, a tablet personal computer, an integrated computer, a notebook computer, a vehicle-mounted display screen, a camera, a building interphone and the like. Fig. 8 shows a schematic block diagram of a display device according to an embodiment of the present application. As shown in fig. 8, the display device 1 includes a data driving circuit 100, a scan driving circuit 200, and a display panel 300. The display panel 300 is at least one or a combination of a plurality of light emitting diode display panels, a sub-millimeter light emitting diode display panel, a micro light emitting diode display panel, and a quantum dot light emitting diode display panel, and the display panel 300 includes a plurality of data channels and a plurality of pixels P arranged in an array, and the display panel is used for displaying images. Each display frame includes N subframes, and in each subframe, the scan driving circuit 200 supplies a row scan signal to gate the pixels P row by row. The pixels which are scan-strobed receive the corresponding pulse signals provided by the SPWM modulation unit 110 in the data driving circuit 100 according to the driving method as described above through the data channels connected thereto to display gray scales. Thus, the display device also has any of the advantageous effects described above.
Embodiments in accordance with the present invention, as described above, are not intended to be exhaustive or to limit the invention to the precise embodiments disclosed. Obviously, many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and the practical application, to thereby enable others skilled in the art to best utilize the invention and various modifications as are suited to the particular use contemplated. The scope of the invention should be determined by the following claims.

Claims (11)

1. A driving method of a display panel including a plurality of pixels arranged in an array, each display frame including N subframes, in each of which the plurality of pixels are scanned line by line, the scanned and scanned pixels receiving corresponding pulse signals through data channels connected thereto to display gray scales, the driving method comprising:
dividing the data channels into m channel groups, wherein each channel group comprises a plurality of data channels; and
for each of the channel groups, when the display gray level is lower than/equal to a preset gray level value, providing corresponding pulse signals in p subframes corresponding to the channel group,
wherein each channel group has p subframes corresponding to the channel group in the N subframes, the p subframes corresponding to any two channel groups are at least not identical, at least one channel group in each subframe of the N subframes is turned off, m, N is more than 1, p is more than or equal to 1, m, p and N are integers.
2. The driving method according to claim 1, wherein the driving method further comprises:
obtaining p sub-gray values according to the original gray value of the display frame and the non-scattering threshold value; and
for each channel group, distributing the p sub-gray values to the corresponding p sub-frames according to the gray growth sequence number arrangement sequence of the N sub-frames corresponding to the channel group,
the gray scale growth sequence number represents the priority of the sub gray scale value allocated to each subframe, in the gray scale growth sequence number arrangement sequence corresponding to any two channel groups, the arrangement of the gray scale growth sequence numbers of the first p high priority is at least not identical, and for each subframe of the N subframes, the gray scale growth sequence number corresponding to at least one channel group is not the gray scale growth sequence number of the first p high priority.
3. The driving method according to claim 2, wherein the step of obtaining the gradation growth sequence number arrangement order corresponding to each of the channel groups includes:
acquiring the gray growth sequence number arrangement sequence of the N subframes corresponding to one channel group; and
taking the gray scale growth sequence number of each subframe as the gray scale growth sequence number of the subframe which is preset with the subframe interval and is displayed before the subframe to obtain the gray scale growth sequence number arrangement sequence corresponding to the other channel group; or (b)
And taking the gray scale growth sequence number of each subframe as the gray scale growth sequence number of the subframe which is preset with the subframe interval and is displayed later to obtain the gray scale growth sequence number arrangement sequence corresponding to the other channel group.
4. A driving method according to claim 3, wherein said method of dividing said data channels into m channel groups comprises grouping said data channels according to an arrangement of said pixels corresponding to the same pixel row of said data channels or grouping said data channels according to data of said data channels such that each of said channel groups includes the same number of said data channels.
5. The driving method of claim 4, wherein at most one of the channel groups corresponding to each of the subframes supplies the pulse signal, and the preset gray value is a quotient of the non-break-up threshold value and m which is N times at most.
6. The driving method according to claim 5, wherein the channel group includes:
a first channel group including the data channels corresponding to an even-numbered of the pixels of any one pixel row; and
and a second channel group including the data channels corresponding to the odd-numbered pixels of the pixel row.
7. The driving method according to claim 5, wherein,
for one of the first channel group and the second channel group, acquiring gray scale growth sequence numbers of the N subframes corresponding to the channel group by a dichotomy as a first arrangement sequence,
regarding the other of the first channel group and the second channel group, the grayscale growth sequence number of each subframe in the first arrangement sequence is taken as the grayscale growth sequence number of the subframe which is located adjacent to the subframe and is displayed later to obtain a second arrangement sequence.
8. The driving method of claim 6, wherein the step of assigning p of the sub-gray values to the corresponding p sub-frames comprises:
determining the number of frames of the current display frame;
determining the pixel row number of the pixel; and
assigning each of the sub-gradation values according to whether the number of frames and the parity of the number of pixel rows are the same,
the first channel group is allocated with the corresponding sub-gray values according to the first arrangement sequence, and the second channel group is allocated with the corresponding sub-gray values according to the second arrangement sequence; or (b)
And allocating the corresponding sub-gray values for the first channel group according to the second arrangement sequence, and allocating the corresponding sub-gray values for the second channel group according to the first arrangement sequence.
9. A driving chip of a display panel, wherein the driving chip is for performing the driving method of any one of claims 1 to 8.
10. A display device, comprising:
the display panel comprises a plurality of pixels which are arranged in an array, each display frame comprises N subframes, in each subframe, the pixels are scanned and gated line by line, and the scanned and gated pixels receive corresponding pulse signals through data channels connected with the pixels to display gray scale; and
a data driving circuit comprising an SPWM modulating unit, the driving method according to any one of claims 1 to 8 providing said pulse signal to each of said data channels during a respective row scanning phase.
11. The display device of claim 10, wherein the display panel comprises at least one of a light emitting diode display panel, a sub-millimeter light emitting diode display panel, a micro light emitting diode display panel, a quantum dot light emitting diode display panel.
CN202311394851.4A 2023-10-25 2023-10-25 Display panel driving method, driving chip and display device Active CN117456903B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202311394851.4A CN117456903B (en) 2023-10-25 2023-10-25 Display panel driving method, driving chip and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202311394851.4A CN117456903B (en) 2023-10-25 2023-10-25 Display panel driving method, driving chip and display device

Publications (2)

Publication Number Publication Date
CN117456903A true CN117456903A (en) 2024-01-26
CN117456903B CN117456903B (en) 2025-08-26

Family

ID=89581096

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202311394851.4A Active CN117456903B (en) 2023-10-25 2023-10-25 Display panel driving method, driving chip and display device

Country Status (1)

Country Link
CN (1) CN117456903B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117894270A (en) * 2024-03-14 2024-04-16 集创北方(珠海)科技有限公司 LED display driving method and device, chip and electronic equipment
CN118072665A (en) * 2024-04-17 2024-05-24 集创北方(珠海)科技有限公司 Driving circuit, driving method, chip and display device
CN118314832A (en) * 2024-06-05 2024-07-09 集创北方(深圳)科技有限公司 Display data processing method and device, chip, electronic equipment and storage medium
CN120260481A (en) * 2025-06-04 2025-07-04 北京集创北方科技股份有限公司 Display control method, circuit, chip, and display device

Citations (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002175039A (en) * 2000-01-14 2002-06-21 Matsushita Electric Ind Co Ltd Active matrix display device and driving method thereof
KR100560486B1 (en) * 2004-09-15 2006-03-13 삼성에스디아이 주식회사 Plasma Display and Image Processing Method
CN101383627A (en) * 2007-09-04 2009-03-11 大唐移动通信设备有限公司 Device and method for terminal charger charging, USB charging and data communication
CN102054467A (en) * 2009-11-09 2011-05-11 三洋电机株式会社 Display driving circuit and display driving system
CN102340853A (en) * 2010-07-20 2012-02-01 电信科学技术研究院 Mobile communication system base station energy-saving method and device
CN102737583A (en) * 2012-07-09 2012-10-17 深圳市磊芯半导体有限公司 LED (Light Emitting Diode) driving constant current channel output driver, cascading system and driving method of LED driving constant current channel output driver and cascading system
CN103531146A (en) * 2013-10-22 2014-01-22 无锡紫芯集成电路系统有限公司 Data processing module supporting full-color multi-gray-scale LED screen refreshing
CN105551432A (en) * 2016-02-05 2016-05-04 苏州君嬴电子科技有限公司 Grayscale display driving method and grayscale display driving device
CN107016955A (en) * 2017-04-07 2017-08-04 合肥集创微电子科技有限公司 LED display device and driving method thereof
CN110517630A (en) * 2019-08-30 2019-11-29 云谷(固安)科技有限公司 The driving method and its driving device of display panel, display device
CN111028768A (en) * 2019-12-27 2020-04-17 北京集创北方科技股份有限公司 Signal generating device, driving chip, display system and driving method of LED display
CN111836427A (en) * 2020-08-17 2020-10-27 北京集创北方科技股份有限公司 LED drive circuit, display device and display system
CN112863427A (en) * 2021-01-13 2021-05-28 厦门天马微电子有限公司 Method for adjusting brightness of light-emitting panel, light-emitting panel and display device
CN113205767A (en) * 2021-04-29 2021-08-03 北京集创北方科技股份有限公司 Data access adjustment method, display drive chip, electronic device, and storage medium
CN113889025A (en) * 2020-07-02 2022-01-04 晶门科技(中国)有限公司 Method for driving a passive matrix LED display
CN114049861A (en) * 2021-11-16 2022-02-15 北京集创北方科技股份有限公司 LED display screen control method, device, equipment and system
CN114067726A (en) * 2020-07-31 2022-02-18 联咏科技股份有限公司 Driving method for display device and display device
CN114648944A (en) * 2020-12-21 2022-06-21 西安钛铂锶电子科技有限公司 Display driving method and circuit, LED display panel and display device
CN114974088A (en) * 2022-05-27 2022-08-30 北京集创北方科技股份有限公司 LED display control method and device and LED display screen
CN115050314A (en) * 2022-06-24 2022-09-13 北京集创北方科技股份有限公司 LED display screen driving method, system, device, equipment and medium
CN115240592A (en) * 2022-09-20 2022-10-25 北京数字光芯集成电路设计有限公司 Micro display chip image display method and device based on pixel movement
CN115866838A (en) * 2021-09-27 2023-03-28 北京集创北方科技股份有限公司 LED driving pulse modulation method and circuit
CN116386519A (en) * 2023-05-09 2023-07-04 集创北方(成都)科技有限公司 LED driving circuit, driving method, chip and display device
CN116524851A (en) * 2023-07-04 2023-08-01 集创北方(成都)科技有限公司 LED display driving method, LED display driving chip and device and display panel

Patent Citations (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002175039A (en) * 2000-01-14 2002-06-21 Matsushita Electric Ind Co Ltd Active matrix display device and driving method thereof
KR100560486B1 (en) * 2004-09-15 2006-03-13 삼성에스디아이 주식회사 Plasma Display and Image Processing Method
CN101383627A (en) * 2007-09-04 2009-03-11 大唐移动通信设备有限公司 Device and method for terminal charger charging, USB charging and data communication
CN102054467A (en) * 2009-11-09 2011-05-11 三洋电机株式会社 Display driving circuit and display driving system
CN102340853A (en) * 2010-07-20 2012-02-01 电信科学技术研究院 Mobile communication system base station energy-saving method and device
CN102737583A (en) * 2012-07-09 2012-10-17 深圳市磊芯半导体有限公司 LED (Light Emitting Diode) driving constant current channel output driver, cascading system and driving method of LED driving constant current channel output driver and cascading system
CN103531146A (en) * 2013-10-22 2014-01-22 无锡紫芯集成电路系统有限公司 Data processing module supporting full-color multi-gray-scale LED screen refreshing
CN105551432A (en) * 2016-02-05 2016-05-04 苏州君嬴电子科技有限公司 Grayscale display driving method and grayscale display driving device
CN107016955A (en) * 2017-04-07 2017-08-04 合肥集创微电子科技有限公司 LED display device and driving method thereof
CN110517630A (en) * 2019-08-30 2019-11-29 云谷(固安)科技有限公司 The driving method and its driving device of display panel, display device
CN111028768A (en) * 2019-12-27 2020-04-17 北京集创北方科技股份有限公司 Signal generating device, driving chip, display system and driving method of LED display
CN113889025A (en) * 2020-07-02 2022-01-04 晶门科技(中国)有限公司 Method for driving a passive matrix LED display
CN114067726A (en) * 2020-07-31 2022-02-18 联咏科技股份有限公司 Driving method for display device and display device
CN111836427A (en) * 2020-08-17 2020-10-27 北京集创北方科技股份有限公司 LED drive circuit, display device and display system
CN114648944A (en) * 2020-12-21 2022-06-21 西安钛铂锶电子科技有限公司 Display driving method and circuit, LED display panel and display device
CN112863427A (en) * 2021-01-13 2021-05-28 厦门天马微电子有限公司 Method for adjusting brightness of light-emitting panel, light-emitting panel and display device
CN113205767A (en) * 2021-04-29 2021-08-03 北京集创北方科技股份有限公司 Data access adjustment method, display drive chip, electronic device, and storage medium
CN115866838A (en) * 2021-09-27 2023-03-28 北京集创北方科技股份有限公司 LED driving pulse modulation method and circuit
CN114049861A (en) * 2021-11-16 2022-02-15 北京集创北方科技股份有限公司 LED display screen control method, device, equipment and system
CN114974088A (en) * 2022-05-27 2022-08-30 北京集创北方科技股份有限公司 LED display control method and device and LED display screen
CN115050314A (en) * 2022-06-24 2022-09-13 北京集创北方科技股份有限公司 LED display screen driving method, system, device, equipment and medium
CN115240592A (en) * 2022-09-20 2022-10-25 北京数字光芯集成电路设计有限公司 Micro display chip image display method and device based on pixel movement
CN116386519A (en) * 2023-05-09 2023-07-04 集创北方(成都)科技有限公司 LED driving circuit, driving method, chip and display device
CN116524851A (en) * 2023-07-04 2023-08-01 集创北方(成都)科技有限公司 LED display driving method, LED display driving chip and device and display panel

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117894270A (en) * 2024-03-14 2024-04-16 集创北方(珠海)科技有限公司 LED display driving method and device, chip and electronic equipment
CN118072665A (en) * 2024-04-17 2024-05-24 集创北方(珠海)科技有限公司 Driving circuit, driving method, chip and display device
CN118072665B (en) * 2024-04-17 2024-08-13 集创北方(珠海)科技有限公司 Driving circuit, driving method, chip and display device
CN118314832A (en) * 2024-06-05 2024-07-09 集创北方(深圳)科技有限公司 Display data processing method and device, chip, electronic equipment and storage medium
CN120260481A (en) * 2025-06-04 2025-07-04 北京集创北方科技股份有限公司 Display control method, circuit, chip, and display device

Also Published As

Publication number Publication date
CN117456903B (en) 2025-08-26

Similar Documents

Publication Publication Date Title
CN117456903B (en) Display panel driving method, driving chip and display device
KR101227602B1 (en) Field sequential color image display and method for driving the same
US8199080B2 (en) Display device having a plurality of data signal driving means and method for same
US20080297460A1 (en) Method of displaying a low dynamic range image in a high dynamic range
US10170045B2 (en) Display device and driving method of the same
US11735097B2 (en) Light-emitting diode display device and method of operating the same
US10229642B2 (en) Liquid crystal display device
JP2003280600A (en) Display device and driving method thereof
US10339851B2 (en) Display apparatus, lighting control circuit, and method of lighting display apparatus
US20220148528A1 (en) Method of controlling backlight of display device and display device
CN109036248B (en) Display driving device and sub-pixel driving method
JP5273391B2 (en) Liquid crystal display
US7277105B2 (en) Drive control apparatus and method for matrix panel
CN115472122B (en) Driving circuit, display device and driving method
CN111627389A (en) Display panel, driving method thereof and display device
TWI545540B (en) Displaying apparatus with titled screen and display driving method thereof
US10152909B2 (en) Display apparatus
TWI779710B (en) Scanning sequence control method and LED display driver and LED display using the same
US20110063335A1 (en) Color-filterless liquid crystal display device and displaying method thereof
US10283041B2 (en) Display device
JP2008304661A (en) Display device and display method
CN110168628B (en) Matrix screen, manufacturing method thereof, and display device including the matrix screen
KR100667061B1 (en) Driving method of field sequential liquid crystal display
CN118471135B (en) Driving method of display panel and display panel
EP1568002A1 (en) Circuit for driving a display panel

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant