[go: up one dir, main page]

CN116401803A - Thermodynamic simulation method, device and storage medium of quantum chip packaging structure - Google Patents

Thermodynamic simulation method, device and storage medium of quantum chip packaging structure Download PDF

Info

Publication number
CN116401803A
CN116401803A CN202111566886.2A CN202111566886A CN116401803A CN 116401803 A CN116401803 A CN 116401803A CN 202111566886 A CN202111566886 A CN 202111566886A CN 116401803 A CN116401803 A CN 116401803A
Authority
CN
China
Prior art keywords
quantum chip
thermodynamic simulation
packaging structure
heat transfer
chip packaging
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202111566886.2A
Other languages
Chinese (zh)
Other versions
CN116401803B (en
Inventor
陈耀锋
吴小泽
汤志林
廖燕飞
李雪白
孔伟成
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Benyuan Quantum Computing Technology Hefei Co ltd
Original Assignee
Benyuan Quantum Computing Technology Hefei Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Benyuan Quantum Computing Technology Hefei Co ltd filed Critical Benyuan Quantum Computing Technology Hefei Co ltd
Priority to CN202111566886.2A priority Critical patent/CN116401803B/en
Publication of CN116401803A publication Critical patent/CN116401803A/en
Application granted granted Critical
Publication of CN116401803B publication Critical patent/CN116401803B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/20Design optimisation, verification or simulation
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06NCOMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N10/00Quantum computing, i.e. information processing based on quantum-mechanical phenomena
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2119/00Details relating to the type or aim of the analysis or the optimisation
    • G06F2119/08Thermal analysis or thermal optimisation
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2119/00Details relating to the type or aim of the analysis or the optimisation
    • G06F2119/14Force analysis or force optimisation, e.g. static or dynamic forces
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E60/00Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Evolutionary Computation (AREA)
  • General Engineering & Computer Science (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Data Mining & Analysis (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computing Systems (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Artificial Intelligence (AREA)
  • Computer Hardware Design (AREA)
  • Geometry (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

本发明公开了一种量子芯片封装结构的热力学仿真方法、装置及存储介质,包括:将量子芯片封装结构的三维模型转换为热力学仿真模型;根据量子芯片封装结构的工作环境设置热力学仿真模型的边界条件,量子芯片封装结构的工作环境包括已知冷源和经验热源;根据量子芯片封装结构的物性参数设置热力学仿真模型的参数条件;基于边界条件、参数条件对热力学仿真模型进行热力学仿真;获取开始仿真到量子芯片封装结构的温度分布处于稳态期间的热力学仿真结果;根据热力学仿真结果获取量子芯片封装结构内部结构的传热路径。通过上述方式,本发明能够较为科学准确地获得真实有效的量子芯片封装结构内部结构的传热路径,可以为量子芯片封装结构的优化提供依据。

Figure 202111566886

The invention discloses a thermodynamic simulation method, device and storage medium of a quantum chip packaging structure, comprising: converting the three-dimensional model of the quantum chip packaging structure into a thermodynamic simulation model; setting the boundary of the thermodynamic simulation model according to the working environment of the quantum chip packaging structure Conditions, the working environment of the quantum chip packaging structure includes known cold sources and empirical heat sources; set the parameter conditions of the thermodynamic simulation model according to the physical parameters of the quantum chip packaging structure; perform thermodynamic simulation on the thermodynamic simulation model based on boundary conditions and parameter conditions; get started From the simulation to the thermodynamic simulation results during which the temperature distribution of the quantum chip packaging structure is in a steady state; according to the thermodynamic simulation results, the heat transfer path of the internal structure of the quantum chip packaging structure is obtained. Through the above method, the present invention can scientifically and accurately obtain the real and effective heat transfer path of the internal structure of the quantum chip packaging structure, which can provide a basis for the optimization of the quantum chip packaging structure.

Figure 202111566886

Description

量子芯片封装结构的热力学仿真方法、装置及存储介质Thermodynamic simulation method, device and storage medium of quantum chip packaging structure

技术领域technical field

本发明涉及热力学仿真领域,特别是涉及一种量子芯片封装结构的热力学仿真方法、装置及存储介质。The invention relates to the field of thermodynamic simulation, in particular to a thermodynamic simulation method, device and storage medium of a quantum chip packaging structure.

背景技术Background technique

量子芯片的正常工作需要极其稳定的工作环境,为了避免来源于外界的干扰,需要对量子芯片进行封装使用。封装的目的是为了给量子比特提供基本的信号连接、良好的热接触、稳定的地平面以及基本的屏蔽保护。The normal operation of quantum chips requires an extremely stable working environment. In order to avoid interference from the outside world, quantum chips need to be packaged and used. The purpose of the package is to provide the qubits with basic signal connections, good thermal contact, a stable ground plane, and basic shielding protection.

良好的量子芯片封装结构设计可以有效降低量子芯片工作时的温度,而量子芯片封装结构设计的重要依据是包含量子芯片封装结构内部结构的传热路径。现有技术中是通过经验或者实验判断内部结构的传热路径,但是这种方式存在技术难度大、成本较高、实验时间长、测试环境不稳定以及结果不可靠等弊端,因此急需一种真实有效的热力学仿真方法来获得量子芯片封装结构内部结构的传热路径。A good quantum chip packaging structure design can effectively reduce the temperature of the quantum chip when it is working, and an important basis for the design of the quantum chip packaging structure is the heat transfer path including the internal structure of the quantum chip packaging structure. In the prior art, the heat transfer path of the internal structure is judged by experience or experiment, but this method has disadvantages such as technical difficulty, high cost, long experiment time, unstable test environment and unreliable results, so there is an urgent need for a real An effective thermodynamic simulation method to obtain the heat transfer path of the internal structure of the quantum chip packaging structure.

发明内容Contents of the invention

本发明的目的是提供一种量子芯片封装结构的热力学仿真方法、装置及存储介质,以解决现有技术中难以获得量子芯片封装结构内部结构的传热路径的问题,能够较为科学准确地获得真实有效的量子芯片封装结构内部结构的传热路径。The purpose of the present invention is to provide a thermodynamic simulation method, device and storage medium of a quantum chip packaging structure, so as to solve the problem that it is difficult to obtain the heat transfer path of the internal structure of the quantum chip packaging structure in the prior art, and to obtain the real The heat transfer path of the internal structure of the effective quantum chip packaging structure.

为解决上述技术问题,本发明提供一种量子芯片封装结构的热力学仿真方法,包括:In order to solve the above technical problems, the present invention provides a thermodynamic simulation method of quantum chip packaging structure, including:

将量子芯片封装结构的三维模型转换为热力学仿真模型;Convert the three-dimensional model of the quantum chip packaging structure into a thermodynamic simulation model;

根据所述量子芯片封装结构的工作环境设置所述热力学仿真模型的边界条件,所述量子芯片封装结构的工作环境包括已知冷源和经验热源;Setting the boundary conditions of the thermodynamic simulation model according to the working environment of the quantum chip packaging structure, the working environment of the quantum chip packaging structure includes known cold sources and empirical heat sources;

根据所述量子芯片封装结构的物性参数设置所述热力学仿真模型的参数条件;Setting the parameter conditions of the thermodynamic simulation model according to the physical parameters of the quantum chip packaging structure;

基于所述边界条件、所述参数条件对所述热力学仿真模型进行热力学仿真;Performing a thermodynamic simulation on the thermodynamic simulation model based on the boundary conditions and the parameter conditions;

获取开始仿真到所述量子芯片封装结构的温度分布处于稳态期间的热力学仿真结果;Acquiring the thermodynamic simulation results from the start of the simulation until the temperature distribution of the quantum chip packaging structure is in a steady state;

根据所述热力学仿真结果获取量子芯片封装结构内部结构的传热路径。The heat transfer path of the internal structure of the quantum chip packaging structure is obtained according to the thermodynamic simulation results.

优选地,还包括:Preferably, it also includes:

将所述传热路径中含有量子芯片的传热路径作为第一传热路径;Using the heat transfer path containing the quantum chip in the heat transfer path as the first heat transfer path;

获取所述第一传热路径中量子芯片所在路径节点与第一个路径节点的温度的差值的绝对值作为第一绝对值;Obtaining the absolute value of the temperature difference between the path node where the quantum chip is located and the first path node in the first heat transfer path as the first absolute value;

当所述第一绝对值大于第一阈值,则将所述参数条件作为目标参数,用以实现所述量子芯片封装结构的优化;When the first absolute value is greater than the first threshold, the parameter condition is used as a target parameter to realize the optimization of the quantum chip packaging structure;

其中,所述第一个路径节点为接触热源的路径节点。Wherein, the first path node is a path node in contact with a heat source.

优选地,还包括:Preferably, it also includes:

将所述传热路径中不含有量子芯片的传热路径作为第二传热路径;Using a heat transfer path that does not contain a quantum chip in the heat transfer path as a second heat transfer path;

获取所述第二传热路径中最后一个路径节点与第一个路径节点的热量的差值的绝对值作为第二绝对值;Obtaining the absolute value of the heat difference between the last path node and the first path node in the second heat transfer path as the second absolute value;

当所述第二绝对值小于第二阈值,则将所述参数条件作为目标参数;When the second absolute value is less than a second threshold, the parameter condition is used as a target parameter;

其中,所述第一阈值大于或等于所述第二阈值,所述最后一个路径节点为接触冷源的路径节点。Wherein, the first threshold is greater than or equal to the second threshold, and the last path node is a path node that touches the cold source.

优选地,所述获取所述第一传热路径中量子芯片所在路径节点与第一个路径节点的温度的差值的绝对值作为第一绝对值的步骤还包括:Preferably, the step of acquiring, as the first absolute value, the absolute value of the temperature difference between the path node where the quantum chip is located and the first path node in the first heat transfer path further includes:

获取所述第一传热路径中量子芯片所在路径节点与最后一个路径节点的温度的差值的绝对值作为第三绝对值;Obtaining the absolute value of the temperature difference between the path node where the quantum chip is located and the last path node in the first heat transfer path as the third absolute value;

所述当所述第一绝对值大于第一阈值,则将所述参数条件作为目标参数的步骤具体包括:When the first absolute value is greater than the first threshold, the step of using the parameter condition as the target parameter specifically includes:

当所述第一绝对值大于第一阈值并且所述第三绝对值小于第三阈值,则将所述参数条件作为目标参数;When the first absolute value is greater than a first threshold and the third absolute value is less than a third threshold, then using the parameter condition as a target parameter;

其中,所述第一阈值大于所述第三阈值。Wherein, the first threshold is greater than the third threshold.

优选地,所述量子芯片封装结构的温度分布处于稳态的判决条件是:Preferably, the judgment condition that the temperature distribution of the quantum chip packaging structure is in a steady state is:

所述热力学仿真模型上任意一处的温度持续预定时间保持不变。The temperature at any place on the thermodynamic simulation model remains unchanged for a predetermined time.

优选地,所述经验热源包括环境热源和焦耳热源。Preferably, said empirical heat sources include ambient heat sources and Joule heat sources.

优选地,所述已知冷源施加在所述热力学仿真模型的底部,所述经验热源施加在所述热力学仿真模型的顶部或内部。Preferably, the known cold source is applied at the bottom of the thermodynamic simulation model, and the empirical heat source is applied at the top or inside of the thermodynamic simulation model.

优选地,所述根据所述量子芯片封装结构的物性参数设置所述热力学仿真模型的参数条件的步骤具体包括:Preferably, the step of setting the parameter conditions of the thermodynamic simulation model according to the physical parameters of the quantum chip packaging structure specifically includes:

根据所述量子芯片封装结构的物性参数和所述量子芯片封装结构各部分之间的接触热阻设置所述热力学仿真模型的参数条件。The parameter conditions of the thermodynamic simulation model are set according to the physical parameters of the quantum chip packaging structure and the contact thermal resistance between parts of the quantum chip packaging structure.

优选地,所述基于所述边界条件、所述参数条件对所述热力学仿真模型进行热力学仿真的步骤具体包括:Preferably, the step of performing thermodynamic simulation on the thermodynamic simulation model based on the boundary conditions and the parameter conditions specifically includes:

对所述热力学仿真模型进行网格划分;performing grid division on the thermodynamic simulation model;

基于所述边界条件、所述参数条件对所述划分网格后的热力学仿真模型进行热力学仿真。A thermodynamic simulation is performed on the meshed thermodynamic simulation model based on the boundary conditions and the parameter conditions.

优选地,所述对所述热力学仿真模型进行网格划分的步骤具体包括:Preferably, the step of meshing the thermodynamic simulation model specifically includes:

将所述热力学仿真模型中量子芯片对应的区域按照第一网格尺寸进行划分;Dividing the area corresponding to the quantum chip in the thermodynamic simulation model according to the first grid size;

将所述热力学仿真模型中量子芯片周围预定范围对应的区域按照第二网格尺寸进行划分;Dividing the area corresponding to the predetermined range around the quantum chip in the thermodynamic simulation model according to the second grid size;

将所述热力学仿真模型中的其它区域按照第三网格尺寸进行划分;dividing other regions in the thermodynamic simulation model according to the third grid size;

其中,所述第三网格尺寸大于所述第二网格尺寸,所述第二网格尺寸大于所述第一网格尺寸。Wherein, the third grid size is larger than the second grid size, and the second grid size is larger than the first grid size.

为解决上述技术问题,本发明提供一种量子芯片封装结构的热力学仿真装置,包括:模型转换模块,用于将量子芯片封装结构的三维模型转换为热力学仿真模型;In order to solve the above technical problems, the present invention provides a thermodynamic simulation device for a quantum chip packaging structure, including: a model conversion module for converting a three-dimensional model of a quantum chip packaging structure into a thermodynamic simulation model;

边界设置模块,用于根据所述量子芯片封装结构的工作环境设置所述热力学仿真模型的边界条件,所述量子芯片封装结构的工作环境包括已知冷源和经验热源;The boundary setting module is used to set the boundary conditions of the thermodynamic simulation model according to the working environment of the quantum chip packaging structure, and the working environment of the quantum chip packaging structure includes known cold sources and empirical heat sources;

参数设置模块,用于根据所述量子芯片封装结构的物性参数设置所述热力学仿真模型的参数条件;A parameter setting module, configured to set the parameter conditions of the thermodynamic simulation model according to the physical parameters of the quantum chip packaging structure;

仿真执行模块,用于基于所述边界条件、所述参数条件对所述热力学仿真模型进行热力学仿真;A simulation execution module, configured to perform thermodynamic simulation on the thermodynamic simulation model based on the boundary conditions and the parameter conditions;

结果获取模块,用于获取开始仿真到所述量子芯片封装结构的温度分布处于稳态期间的热力学仿真结果;The result obtaining module is used to obtain the thermodynamic simulation results during the period from the start of the simulation until the temperature distribution of the quantum chip packaging structure is in a steady state;

路径获取模块,用于根据所述热力学仿真结果获取量子芯片封装结构内部结构的传热路径。The path obtaining module is used to obtain the heat transfer path of the internal structure of the quantum chip packaging structure according to the thermodynamic simulation results.

优选地,还包括:Preferably, it also includes:

路径选择模块,用于将所述传热路径中含有量子芯片的传热路径作为第一传热路径;A path selection module, configured to use the heat transfer path containing the quantum chip in the heat transfer path as the first heat transfer path;

温差获取模块,用于获取所述第一传热路径中量子芯片所在路径节点与第一个路径节点的温度的差值的绝对值作为第一绝对值;A temperature difference acquisition module, configured to acquire the absolute value of the temperature difference between the path node where the quantum chip is located and the first path node in the first heat transfer path as the first absolute value;

参数选择模块,用于当所述第一绝对值大于第一阈值,则将所述参数条件作为目标参数,用以实现所述量子芯片封装结构的优化;A parameter selection module, configured to use the parameter condition as a target parameter when the first absolute value is greater than a first threshold, so as to optimize the packaging structure of the quantum chip;

其中,所述第一个路径节点为接触热源的路径节点。Wherein, the first path node is a path node in contact with a heat source.

优选地,所述路径选择模块还用于将所述传热路径中不含有量子芯片的传热路径作为第二传热路径;Preferably, the path selection module is further configured to use a heat transfer path that does not contain a quantum chip among the heat transfer paths as a second heat transfer path;

所述温差获取模块还用于获取所述第二传热路径中最后一个路径节点与第一个路径节点的热量的差值的绝对值作为第二绝对值;The temperature difference obtaining module is also used to obtain the absolute value of the heat difference between the last path node and the first path node in the second heat transfer path as the second absolute value;

所述参数选择模块还用于当所述第二绝对值小于第二阈值,则将所述参数条件作为目标参数;The parameter selection module is further configured to use the parameter condition as a target parameter when the second absolute value is smaller than a second threshold;

其中,所述第一阈值大于或等于所述第二阈值,所述最后一个路径节点为接触冷源的路径节点。Wherein, the first threshold is greater than or equal to the second threshold, and the last path node is a path node that touches the cold source.

优选地,所述温差获取模块还用于获取所述第一传热路径中量子芯片所在路径节点与最后一个路径节点的温度的差值的绝对值作为第三绝对值;Preferably, the temperature difference acquisition module is also used to acquire the absolute value of the temperature difference between the path node where the quantum chip is located and the last path node in the first heat transfer path as the third absolute value;

所述参数选择模块具体用于当所述第一绝对值大于第一阈值并且所述第三绝对值小于第三阈值,则将所述参数条件作为目标参数;The parameter selection module is specifically configured to use the parameter condition as a target parameter when the first absolute value is greater than a first threshold and the third absolute value is less than a third threshold;

其中,所述第一阈值大于所述第三阈值。Wherein, the first threshold is greater than the third threshold.

为解决上述技术问题,本发明提供一种存储介质,所述存储介质中存储有计算机程序,所述计算机程序被设置为运行时执行前述任一种所述的方法。In order to solve the above technical problems, the present invention provides a storage medium, in which a computer program is stored, and the computer program is set to execute any one of the aforementioned methods when running.

为解决上述技术问题,本发明提供一种电子装置,包括存储器和处理器,所述存储器中存储有计算机程序,所述处理器被设置为运行所述计算机程序以执行前述任一种所述的方法。In order to solve the above technical problems, the present invention provides an electronic device, including a memory and a processor, wherein a computer program is stored in the memory, and the processor is configured to run the computer program to perform any of the aforementioned method.

区别于现有技术的情况,本发明通过建立量子芯片封装结构的三维模型对应的热力学仿真模型之后,基于量子芯片封装结构的工作环境、物性参数设置用于热力学仿真的边界条件和参数条件,进而实现量子芯片封装结构的非稳态过程的热力学仿真,从而获得量子芯片封装结构的传热路径。本发明能够真实有效的进行量子芯片封装结构的非稳态过程的热力学仿真,并得到量子芯片封装结构内部结构的传热路径,通过仿真更加逼近现实,成本更低、耗时更少、结果更加可靠,可以为量子芯片封装结构的优化提供依据,有利于为量子芯片提供更加稳定的工作环境。Different from the situation in the prior art, after the present invention establishes the thermodynamic simulation model corresponding to the three-dimensional model of the quantum chip packaging structure, the boundary conditions and parameter conditions for thermodynamic simulation are set based on the working environment and physical parameters of the quantum chip packaging structure, and then Realize the thermodynamic simulation of the unsteady state process of the quantum chip packaging structure, so as to obtain the heat transfer path of the quantum chip packaging structure. The present invention can truly and effectively carry out the thermodynamic simulation of the unsteady state process of the quantum chip packaging structure, and obtain the heat transfer path of the internal structure of the quantum chip packaging structure, which is closer to reality through simulation, with lower cost, less time-consuming, and better results. Reliable, it can provide a basis for optimizing the packaging structure of quantum chips, and is conducive to providing a more stable working environment for quantum chips.

附图说明Description of drawings

图1为本发明第一实施例提供的量子芯片封装结构的热力学仿真方法的流程示意图;Fig. 1 is a schematic flow chart of the thermodynamic simulation method of the quantum chip packaging structure provided by the first embodiment of the present invention;

图2为本发明第二实施例提供的量子芯片封装结构的热力学仿真方法的流程示意图。FIG. 2 is a schematic flowchart of a thermodynamic simulation method for a quantum chip packaging structure provided by a second embodiment of the present invention.

图3为本发明第三实施例提供的量子芯片封装结构的热力学仿真方法的流程示意图。FIG. 3 is a schematic flowchart of a thermodynamic simulation method for a quantum chip packaging structure provided by a third embodiment of the present invention.

图4为本发明第四实施例提供的量子芯片封装结构的热力学仿真装置的结构示意图。FIG. 4 is a schematic structural diagram of a thermodynamic simulation device for a quantum chip packaging structure provided by a fourth embodiment of the present invention.

具体实施方式Detailed ways

下面将结合示意图对本发明的具体实施方式进行更详细的描述。根据下列描述和权利要求书,本发明的优点和特征将更清楚。需说明的是,附图均采用非常简化的形式且均使用非精准的比例,仅用以方便、明晰地辅助说明本发明实施例的目的。The specific implementation manner of the present invention will be described in more detail below with reference to schematic diagrams. Advantages and features of the present invention will be apparent from the following description and claims. It should be noted that all the drawings are in very simplified form and use inaccurate scales, and are only used to facilitate and clearly assist the purpose of illustrating the embodiments of the present invention.

在本发明的描述中,需要理解的是,术语“中心”、“上”、“下”、“左”、“右”等指示的方位或者位置关系为基于附图所示的方位或位置关系,仅是为了便于描述本发明和简化描述,而不是指示或暗示所指的装置或元件必须具有特定的方位、以特定的方位构造和操作,因此不能理解为对本发明的限制。In the description of the present invention, it should be understood that the orientation or positional relationship indicated by the terms "center", "upper", "lower", "left", "right" etc. is based on the orientation or positional relationship shown in the drawings , is only for the convenience of describing the present invention and simplifying the description, but does not indicate or imply that the referred device or element must have a specific orientation, be constructed and operated in a specific orientation, and thus should not be construed as limiting the present invention.

此外,术语“第一”、“第二”仅用于描述目的,而不能理解为指示或暗示相对重要性或者隐含指明所指示的技术特征的数量。由此,限定有“第一”、“第二”的特征可以明示或者隐含地包括一个或者更多个该特征。在本发明的描述中,“多个”的含义是至少两个,例如两个,三个等,除非另有明确具体的限定。In addition, the terms "first" and "second" are used for descriptive purposes only, and cannot be interpreted as indicating or implying relative importance or implicitly specifying the quantity of indicated technical features. Thus, a feature defined as "first" and "second" may explicitly or implicitly include one or more of these features. In the description of the present invention, "plurality" means at least two, such as two, three, etc., unless otherwise specifically defined.

在量子计算领域,量子芯片是量子计算机进行数据处理的核心器件,量子芯片对于工作环境的要求极其苛刻,需要极其稳定的工作环境,在实际的运用过程中,需要对量子芯片进行封装,以此来保证量子芯片的正常工作。因此,量子芯片封装结构内部结构的传热路径能够较为直观准确的帮助技术人员了解和判断量子芯片的工作性能。但是由于量子芯片的工作环境是在极低温的条件下,因此量子芯片封装结构内部结构的传热路径的直接获取存在较大的技术难度,且成本较高、测试环境不稳定,在现有技术中,大多通过经验判断,所获得的结果存在参数不准确的问题。In the field of quantum computing, quantum chips are the core devices for data processing by quantum computers. Quantum chips have extremely strict requirements on the working environment and require an extremely stable working environment. To ensure the normal operation of the quantum chip. Therefore, the heat transfer path of the internal structure of the quantum chip packaging structure can help technicians understand and judge the working performance of the quantum chip more intuitively and accurately. However, since the working environment of the quantum chip is under extremely low temperature conditions, it is technically difficult to directly obtain the heat transfer path of the internal structure of the quantum chip packaging structure, and the cost is high and the test environment is unstable. Most of them are judged by experience, and the obtained results have the problem of inaccurate parameters.

有鉴于此,本发明实施例提供了一种量子芯片封装结构的热力学仿真方法,能够克服现有技术中弊端,能够较为科学准确地获得真实有效的量子芯片封装结构内部结构的传热路径,为量子芯片封装结构的优化提供依据。In view of this, the embodiment of the present invention provides a thermodynamic simulation method of the quantum chip packaging structure, which can overcome the disadvantages of the existing technology, and can obtain the real and effective heat transfer path of the internal structure of the quantum chip packaging structure more scientifically and accurately. It provides a basis for the optimization of quantum chip packaging structure.

请参考图1,本发明第一实施例提供了一种量子芯片封装结构的热力学仿真方法,该热力学仿真方法包括:Please refer to Fig. 1, the first embodiment of the present invention provides a thermodynamic simulation method of a quantum chip packaging structure, the thermodynamic simulation method includes:

S11:将量子芯片封装结构的三维模型转换为热力学仿真模型。S11: Convert the three-dimensional model of the quantum chip packaging structure into a thermodynamic simulation model.

S12:根据量子芯片封装结构的工作环境设置热力学仿真模型的边界条件,量子芯片封装结构的工作环境包括已知冷源和经验热源。S12: Set the boundary conditions of the thermodynamic simulation model according to the working environment of the quantum chip packaging structure. The working environment of the quantum chip packaging structure includes known cold sources and empirical heat sources.

在本实施例中,经验热源包括环境热源和焦耳热源。已知冷源施加在热力学仿真模型的底部,经验热源施加在热力学仿真模型的顶部或内部。In this embodiment, empirical heat sources include ambient heat sources and Joule heat sources. The known cold source is applied at the bottom of the thermodynamic simulation model, and the empirical heat source is applied at the top or inside of the thermodynamic simulation model.

具体而言,根据量子芯片对于工作环境的实际需求,量子芯片封装结构一般位于稀释制冷机的20mK温区层,以维持量子芯片的正常运行,因此已知冷源的温度通常设为20mK。根据量子芯片封装结构在稀释制冷机内的安装位置,通常将已知冷源施加在热力学仿真模型的底部。Specifically, according to the actual requirements of the quantum chip for the working environment, the quantum chip packaging structure is generally located in the 20mK temperature zone layer of the dilution refrigerator to maintain the normal operation of the quantum chip, so the temperature of the known cold source is usually set to 20mK. According to the installation position of the quantum chip package structure in the dilution refrigerator, a known cold source is usually applied at the bottom of the thermodynamic simulation model.

经验热源施加在热力学仿真模型的顶部或内部。环境热源会通过接线头传入量子芯片封装结构内部,信号线也在量子芯片封装结构内部,而焦耳热源通常是将信号线产生的热量通过焦耳定律计算得到,因此通常将经验热源施加在热力学仿真模型的内部。至于经验热源施加在热力学仿真模型的内部具体位置,则需要根据实际需要确定。Empirical heat sources are applied on top of or inside the thermodynamic simulation model. The ambient heat source will be introduced into the package structure of the quantum chip through the terminal, and the signal line is also inside the package structure of the quantum chip. The Joule heat source is usually obtained by calculating the heat generated by the signal line through Joule's law, so the empirical heat source is usually applied to the thermodynamic simulation. The interior of the model. As for the specific location of the empirical heat source applied inside the thermodynamic simulation model, it needs to be determined according to actual needs.

S13:根据量子芯片封装结构的物性参数设置热力学仿真模型的参数条件。S13: Set the parameter conditions of the thermodynamic simulation model according to the physical parameters of the quantum chip packaging structure.

其中,量子芯片封装结构的物性参数包括量子芯片封装结构各部分材料的物性参数,物性参数包括导热系数及比热容等。例如在一种应用中,量子芯片封装结构的封装主体材料为铝,量子芯片的材料为硅、导热件的材料为铜,已知冷源的温度为20mK,因此取20mK时,铝、硅、铜的导热系数及比热容作为仿真的参数条件。为了仿真结果的准确性。Among them, the physical property parameters of the quantum chip packaging structure include the physical property parameters of the materials of each part of the quantum chip packaging structure, and the physical property parameters include thermal conductivity and specific heat capacity. For example, in one application, the package body material of the quantum chip package structure is aluminum, the material of the quantum chip is silicon, and the material of the heat conduction member is copper, and the temperature of the cold source is known to be 20mK. The thermal conductivity and specific heat capacity of copper are used as the parameter conditions of the simulation. For the accuracy of the simulation results.

S14:基于边界条件、参数条件对热力学仿真模型进行热力学仿真。S14: Perform thermodynamic simulation on the thermodynamic simulation model based on boundary conditions and parameter conditions.

S15:获取开始仿真到量子芯片封装结构的温度分布处于稳态期间的热力学仿真结果。S15: Obtain a thermodynamic simulation result during the period from the start of the simulation until the temperature distribution of the quantum chip package structure is in a steady state.

其中,开始仿真到量子芯片封装结构的温度分布处于稳态期间的过程就是非稳态过程,该期间的热力学仿真结果就是量子芯片封装结构的非稳态过程的仿真结果。量子芯片封装结构的温度分布处于稳态的判决条件是:热力学仿真模型上任意一处的温度持续预定时间保持不变。Among them, the process from the start of the simulation until the temperature distribution of the quantum chip packaging structure is in a steady state is an unsteady state process, and the thermodynamic simulation results during this period are the simulation results of the unsteady state process of the quantum chip packaging structure. The judgment condition for the temperature distribution of the quantum chip package structure to be in a steady state is that the temperature at any point on the thermodynamic simulation model remains unchanged for a predetermined time.

S16:根据热力学仿真结果获取量子芯片封装结构内部结构的传热路径。S16: Obtain the heat transfer path of the internal structure of the quantum chip packaging structure according to the thermodynamic simulation results.

其中,热力学仿真结果包括量子芯片封装结构各部分的温度变化情况,结合量子芯片封装结构各部分的温度变化情况以及各部分之间的接触关系可以获取量子芯片封装结构内部结构的传热路径。例如,温度升高越早的结构部分为传热路径中越靠前的路径节点。Among them, the thermodynamic simulation results include the temperature change of each part of the quantum chip packaging structure, combined with the temperature change of each part of the quantum chip packaging structure and the contact relationship between each part, the heat transfer path of the internal structure of the quantum chip packaging structure can be obtained. For example, the part of the structure whose temperature rises earlier is the earlier path node in the heat transfer path.

本发明实施例提供的量子芯片封装结构的热力学仿真方法,与现有技术相比,通过建立量子芯片封装结构的热力学仿真模型,基于量子芯片封装结构的工作环境以及量子芯片封装结构的物性参数设置用于热力学仿真的边界条件、及参数条件,进而真实有效的实现量子芯片封装结构的热力学仿真,基于热力学仿真结果,可以获取量子芯片封装结构内部结构的传热路径,相比较现有技术中,通过人为经验对量子芯片封装结构进行调整,通过仿真更加逼近现实,成本更低、耗时更少、结果更加可靠,可以为量子芯片封装结构的优化提供依据,有利于缩短量子芯片封装结构的研发成本和设计周期。The thermodynamic simulation method of the quantum chip packaging structure provided by the embodiment of the present invention, compared with the prior art, establishes a thermodynamic simulation model of the quantum chip packaging structure, based on the working environment of the quantum chip packaging structure and the physical property parameter setting of the quantum chip packaging structure Boundary conditions and parameter conditions for thermodynamic simulation, and then truly and effectively realize the thermodynamic simulation of the quantum chip packaging structure. Based on the thermodynamic simulation results, the heat transfer path of the internal structure of the quantum chip packaging structure can be obtained. Compared with the existing technology, The quantum chip packaging structure is adjusted through artificial experience, and the simulation is closer to reality, with lower cost, less time-consuming, and more reliable results, which can provide a basis for the optimization of the quantum chip packaging structure and help shorten the research and development of the quantum chip packaging structure. cost and design cycle.

在本实施例中,基于边界条件、参数条件对热力学仿真模型进行热力学仿真的步骤,即步骤S14具体包括:In this embodiment, the step of performing thermodynamic simulation on the thermodynamic simulation model based on boundary conditions and parameter conditions, that is, step S14 specifically includes:

对热力学仿真模型进行网格划分;Mesh the thermodynamic simulation model;

基于边界条件、参数条件对划分网格后的热力学仿真模型进行热力学仿真。Based on the boundary conditions and parameter conditions, the thermodynamic simulation is carried out on the thermodynamic simulation model after meshing.

由于量子芯片的传热研究是重点研究对象,为了突出量子芯片的传热变化,对热力学仿真模型进行网格划分的步骤具体包括:Since the heat transfer research of quantum chips is the key research object, in order to highlight the heat transfer changes of quantum chips, the steps of meshing the thermodynamic simulation model include:

将热力学仿真模型中量子芯片对应的区域按照第一网格尺寸进行划分;Divide the area corresponding to the quantum chip in the thermodynamic simulation model according to the first grid size;

将热力学仿真模型中量子芯片周围预定范围对应的区域按照第二网格尺寸进行划分;dividing the area corresponding to the predetermined range around the quantum chip in the thermodynamic simulation model according to the second grid size;

将热力学仿真模型中的其它区域按照第三网格尺寸进行划分;Divide other areas in the thermodynamic simulation model according to the third grid size;

其中,第三网格尺寸大于第二网格尺寸,第二网格尺寸大于第一网格尺寸。由于在实际的仿真的过程中,对于量子芯片的热量传导的相关仿真计算最为复杂严格,因此,此种网格划分方式,能够同时兼顾仿真结果的准确性以及仿真的效率。Wherein, the third grid size is larger than the second grid size, and the second grid size is larger than the first grid size. Since in the actual simulation process, the simulation calculations related to the heat conduction of the quantum chip are the most complicated and rigorous, therefore, this grid division method can take into account both the accuracy of the simulation results and the efficiency of the simulation.

请参考图2,本发明第二实施例提供一种量子芯片封装结构的热力学仿真方法,第二实施例的热力学仿真方法包括第一实施例的热力学仿真方法全部技术特征,在此基础上,还包括以下步骤:Please refer to Fig. 2, the second embodiment of the present invention provides a thermodynamic simulation method of a quantum chip packaging structure, the thermodynamic simulation method of the second embodiment includes all the technical features of the thermodynamic simulation method of the first embodiment, on this basis, also Include the following steps:

S17:将传热路径中含有量子芯片的传热路径作为第一传热路径。S17: Taking the heat transfer path including the quantum chip in the heat transfer path as the first heat transfer path.

其中,量子芯片封装结构是为了给量子芯片提供良好的热接触,因此,量子芯片封装结构内部结构的传热路径包括含有量子芯片的传热路径。举例来说,量子芯片封装结构包括量子芯片和封装底板,量子芯片固定在封装底板上,封装底板上设有多条容线槽,容线槽内设有PCB,PCB上下均铺设铜箔,量子芯片与铜箔通过引线连接,环境热源施加在PCB的上端面,焦耳热源施加在PCB上方的铜箔内部,那么经过热力学仿真后,一条含有量子芯片的传热路径的路径为引线——量子芯片——封装底板。Among them, the quantum chip packaging structure is to provide a good thermal contact for the quantum chip, therefore, the heat transfer path of the internal structure of the quantum chip packaging structure includes the heat transfer path containing the quantum chip. For example, the package structure of the quantum chip includes the quantum chip and the package base plate. The chip and the copper foil are connected by wires, the ambient heat source is applied to the upper surface of the PCB, and the Joule heat source is applied to the inside of the copper foil above the PCB. Then, after thermodynamic simulation, a heat transfer path containing a quantum chip is a wire——quantum chip - Encapsulation backplane.

对于一些内部结构较为复杂的量子芯片封装结构,含有量子芯片的传热路径的量子芯片所在节点之前可能会包含有更多的路径节点。For some quantum chip packaging structures with a relatively complex internal structure, there may be more path nodes before the node where the quantum chip contains the heat transfer path of the quantum chip.

S18:获取第一传热路径中量子芯片所在路径节点与第一个路径节点的温度的差值的绝对值作为第一绝对值,其中,第一个路径节点为接触热源的路径节点。S18: Obtain the absolute value of the temperature difference between the path node where the quantum chip is located and the first path node in the first heat transfer path as the first absolute value, wherein the first path node is a path node contacting the heat source.

其中,第一传热路径上每个路径节点的温度是在量子芯片封装结构的温度分布处于稳态时确定的,量子芯片所在路径节点与第一个路径节点的温度的差值反映了经验热源向量子芯片的传热程度。如前举例,第一个路径节点是引线。引线接触经验热源。Among them, the temperature of each path node on the first heat transfer path is determined when the temperature distribution of the quantum chip packaging structure is in a steady state, and the temperature difference between the path node where the quantum chip is located and the first path node reflects the empirical heat source The degree of heat transfer to the quantum chip. As in the previous example, the first path node is the leader. Leads are exposed to an empirical heat source.

S19:当第一绝对值大于第一阈值,则将参数条件作为目标参数,用以实现量子芯片封装结构的优化。S19: When the first absolute value is greater than the first threshold, the parameter condition is used as the target parameter to realize the optimization of the package structure of the quantum chip.

其中,第一阈值可以根据实际需要设置。如果第一绝对值大于第一阈值,表明了经验热源经过一段时间后并没有传递或传递很少的热量到量子芯片,量子芯片封装结构设计就比较理想,进而可以将参数条件作为目标参数,以此来实现量子芯片封装结构的优化,进行后续的实验验证。Wherein, the first threshold can be set according to actual needs. If the first absolute value is greater than the first threshold, it indicates that the empirical heat source does not transfer or transfers little heat to the quantum chip after a period of time, and the design of the quantum chip packaging structure is ideal, and then the parameter condition can be used as the target parameter, with This is to realize the optimization of the quantum chip packaging structure and carry out subsequent experimental verification.

请参考图3,本发明第三实施例提供一种量子芯片封装结构的热力学仿真方法,第三实施例的热力学仿真方法包括第二实施例的热力学仿真方法全部技术特征,在此基础上,还包括以下步骤:Please refer to Fig. 3, the third embodiment of the present invention provides a thermodynamic simulation method of quantum chip packaging structure, the thermodynamic simulation method of the third embodiment includes all technical features of the thermodynamic simulation method of the second embodiment, on this basis, also Include the following steps:

S20:将传热路径中不含有量子芯片的传热路径作为第二传热路径。S20: Using a heat transfer path that does not contain a quantum chip in the heat transfer path as a second heat transfer path.

其中,量子芯片封装结构内部结构的传热路径除了包括含有量子芯片的传热路径之外,也可能会进一步包括不含有量子芯片的传热路径。如第二实施例中的举例,经过热力学仿真后,一条不含有量子芯片的传热路径的路径为PCB——PCB下方铜箔——封装底板。Wherein, the heat transfer path of the internal structure of the quantum chip packaging structure may further include a heat transfer path not containing the quantum chip in addition to the heat transfer path containing the quantum chip. As an example in the second embodiment, after thermodynamic simulation, a heat transfer path that does not contain a quantum chip is PCB—the copper foil under the PCB—the package bottom plate.

S21:获取第二传热路径中最后一个路径节点与第一个路径节点的热量的差值的绝对值作为第二绝对值,其中,最后一个路径节点为接触冷源的路径节点。S21: Obtain an absolute value of a heat difference between the last path node and the first path node in the second heat transfer path as a second absolute value, wherein the last path node is a path node contacting the cold source.

其中,第二传热路径上每个路径节点的温度也是在量子芯片封装结构的温度分布处于稳态时确定的,最后一个路径节点与第一个路径节点的温度的差值反映了经验热源向量子芯片的传热程度。如前举例,第一个路径节点是PCB。PCB接触经验热源,最后一个路径节点是封装底板,封装底板接触已知冷源。Among them, the temperature of each path node on the second heat transfer path is also determined when the temperature distribution of the quantum chip package structure is in a steady state, and the temperature difference between the last path node and the first path node reflects the direction of the empirical heat source to The degree of heat transfer of quantum chips. As in the previous example, the first path node is PCB. The PCB is in contact with an empirical heat source, and the last path node is the package base plate, which is in contact with a known cold source.

S22:当第二绝对值小于第二阈值,则将参数条件作为目标参数,其中,第一阈值大于或等于第二阈值。S22: When the second absolute value is smaller than the second threshold, set the parameter condition as the target parameter, wherein the first threshold is greater than or equal to the second threshold.

其中,第二阈值可以根据实际需要设置。如果第二绝对值小于第二阈值,表明了经验热源经过一段时间后传递很多或全部的热量到封装底板,这样一来,量子芯片受到经验热源的影响就很小或没有,量子芯片封装结构设计就比较理想,进而可以将参数条件作为目标参数,以此来实现量子芯片封装结构的优化,进行后续的实验验证。Wherein, the second threshold can be set according to actual needs. If the second absolute value is less than the second threshold, it indicates that the empirical heat source transfers a lot or all of the heat to the package base plate after a period of time, so that the quantum chip is little or not affected by the empirical heat source, and the package structure design of the quantum chip It is more ideal, and then the parameter conditions can be used as the target parameters to realize the optimization of the quantum chip packaging structure and carry out subsequent experimental verification.

需要注意的是,第三实施例的步骤S20、S21、S22与第二实施例的步骤S17、S18、S19在逻辑上可以是并列关系,也可以是先后关系,即第三实施例的步骤S20、S21、S22和第二实施例的步骤S17、S18、S19可以择一进行,也可以先后进行。It should be noted that the steps S20, S21, S22 of the third embodiment and the steps S17, S18, S19 of the second embodiment may logically be parallel or sequential, that is, step S20 of the third embodiment , S21, S22 and steps S17, S18, S19 of the second embodiment can be performed one by one, or can be performed successively.

在本实施例中,获取第一传热路径中量子芯片所在路径节点与第一个路径节点的温度的差值的绝对值作为第一绝对值的步骤,即步骤S18还包括:In this embodiment, the step of obtaining the absolute value of the temperature difference between the path node where the quantum chip is located and the first path node in the first heat transfer path as the first absolute value, that is, step S18 also includes:

获取第一传热路径中量子芯片所在路径节点与最后一个路径节点的温度的差值的绝对值作为第三绝对值;Obtaining the absolute value of the temperature difference between the path node where the quantum chip is located and the last path node in the first heat transfer path as the third absolute value;

当第一绝对值大于第一阈值,则将参数条件作为目标参数的步骤,即步骤S19具体包括:When the first absolute value is greater than the first threshold, the step of using the parameter condition as the target parameter, that is, step S19 specifically includes:

当第一绝对值大于第一阈值并且第三绝对值小于第三阈值,则将参数条件作为目标参数,其中,第一阈值大于第三阈值。When the first absolute value is greater than the first threshold and the third absolute value is less than the third threshold, the parameter condition is used as the target parameter, wherein the first threshold is greater than the third threshold.

其中,第三阈值可以根据实际需要设置。在考虑量子芯片的传热情况时,不仅要实现经验热源不会或很少传递到量子芯片上,而且还要考虑量子芯片上的热量能够很快传递出去。如果第三绝对值小于第三阈值,表明了量子芯片上的热量经过一段时间后很多或全部传递出去,量子芯片封装结构设计就比较理想,进而可以将参数条件作为目标参数,以此来实现量子芯片封装结构的优化,进行后续的实验验证。Wherein, the third threshold can be set according to actual needs. When considering the heat transfer of the quantum chip, not only should the empirical heat source not or rarely be transferred to the quantum chip, but also consider that the heat on the quantum chip can be transferred out quickly. If the third absolute value is less than the third threshold, it indicates that the heat on the quantum chip will be transferred out after a period of time, and the design of the quantum chip packaging structure is ideal, and then the parameter conditions can be used as the target parameters to realize the quantum The optimization of the chip packaging structure is carried out for subsequent experimental verification.

请参考图4,本发明第四实施例提供一种量子芯片封装结构的热力学仿真装置,该热力学仿真装置包括模型转换模块11、边界设置模块12、参数设置模块13、仿真执行模块14、结果获取模块15和路径获取模块16。Please refer to Fig. 4, the fourth embodiment of the present invention provides a thermodynamic simulation device of a quantum chip packaging structure, the thermodynamic simulation device includes a model conversion module 11, a boundary setting module 12, a parameter setting module 13, a simulation execution module 14, and result acquisition module 15 and path acquisition module 16.

模型转换模块11用于将量子芯片封装结构的三维模型转换为热力学仿真模型。The model conversion module 11 is used to convert the three-dimensional model of the quantum chip packaging structure into a thermodynamic simulation model.

边界设置模块12用于根据量子芯片封装结构的工作环境设置热力学仿真模型的边界条件,量子芯片封装结构的工作环境包括已知冷源和经验热源。在本实施例中,经验热源包括环境热源和焦耳热源。已知冷源施加在热力学仿真模型的底部,经验热源施加在热力学仿真模型的顶部或内部。具体而言,根据量子芯片对于工作环境的实际需求,量子芯片封装结构一般位于稀释制冷机的20mK温区层,以维持量子芯片的正常运行,因此已知冷源的温度通常设为20mK。根据量子芯片封装结构在稀释制冷机内的安装位置,通常将已知冷源施加在热力学仿真模型的底部。The boundary setting module 12 is used to set the boundary conditions of the thermodynamic simulation model according to the working environment of the quantum chip packaging structure, and the working environment of the quantum chip packaging structure includes known cold sources and empirical heat sources. In this embodiment, empirical heat sources include ambient heat sources and Joule heat sources. The known cold source is applied at the bottom of the thermodynamic simulation model, and the empirical heat source is applied at the top or inside of the thermodynamic simulation model. Specifically, according to the actual requirements of the quantum chip for the working environment, the quantum chip packaging structure is generally located in the 20mK temperature zone layer of the dilution refrigerator to maintain the normal operation of the quantum chip, so the temperature of the known cold source is usually set to 20mK. According to the installation position of the quantum chip package structure in the dilution refrigerator, a known cold source is usually applied at the bottom of the thermodynamic simulation model.

经验热源施加在热力学仿真模型的顶部或内部。环境热源会通过接线头传入量子芯片封装结构内部,信号线也在量子芯片封装结构内部,而焦耳热源通常是将信号线产生的热量通过焦耳定律计算得到,因此通常将经验热源施加在热力学仿真模型的内部。至于经验热源施加在热力学仿真模型的内部具体位置,则需要根据实际需要确定。Empirical heat sources are applied on top of or inside the thermodynamic simulation model. The ambient heat source will be introduced into the package structure of the quantum chip through the terminal, and the signal line is also inside the package structure of the quantum chip. The Joule heat source is usually obtained by calculating the heat generated by the signal line through Joule's law, so the empirical heat source is usually applied to the thermodynamic simulation. The interior of the model. As for the specific location of the empirical heat source applied inside the thermodynamic simulation model, it needs to be determined according to actual needs.

参数设置模块13用于根据量子芯片封装结构的物性参数设置热力学仿真模型的参数条件。其中,量子芯片封装结构的物性参数包括量子芯片封装结构各部分材料的物性参数,物性参数包括导热系数及比热容等。例如在一种应用中,量子芯片封装结构的封装主体材料为铝,量子芯片的材料为硅、导热件的材料为铜,已知冷源的温度为20mK,因此取20mK时,铝、硅、铜的导热系数及比热容作为仿真的参数条件。为了仿真结果的准确性。The parameter setting module 13 is used to set the parameter conditions of the thermodynamic simulation model according to the physical parameters of the quantum chip packaging structure. Among them, the physical property parameters of the quantum chip packaging structure include the physical property parameters of the materials of each part of the quantum chip packaging structure, and the physical property parameters include thermal conductivity and specific heat capacity. For example, in one application, the packaging body material of the quantum chip packaging structure is aluminum, the material of the quantum chip is silicon, and the material of the heat conduction member is copper. The temperature of the cold source is known to be 20mK. The thermal conductivity and specific heat capacity of copper are used as the parameter conditions of the simulation. For the accuracy of the simulation results.

仿真执行模块14用于基于边界条件、参数条件对热力学仿真模型进行热力学仿真。The simulation execution module 14 is used for performing thermodynamic simulation on the thermodynamic simulation model based on boundary conditions and parameter conditions.

结果获取模块15用于获取开始仿真到量子芯片封装结构的温度分布处于稳态期间的热力学仿真结果。其中,开始仿真到量子芯片封装结构的温度分布处于稳态期间的过程就是非稳态过程,该期间的热力学仿真结果就是量子芯片封装结构的非稳态过程的仿真结果。量子芯片封装结构的温度分布处于稳态的判决条件是:热力学仿真模型上任意一处的温度持续预定时间保持不变。The result obtaining module 15 is used to obtain the thermodynamic simulation results during the period from the start of the simulation to the time when the temperature distribution of the package structure of the quantum chip is in a steady state. Among them, the process from the start of the simulation until the temperature distribution of the quantum chip packaging structure is in a steady state is an unsteady state process, and the thermodynamic simulation results during this period are the simulation results of the unsteady state process of the quantum chip packaging structure. The judgment condition for the temperature distribution of the quantum chip package structure to be in a steady state is that the temperature at any point on the thermodynamic simulation model remains unchanged for a predetermined time.

路径获取模块16用于根据热力学仿真结果获取量子芯片封装结构内部结构的传热路径。其中,热力学仿真结果包括量子芯片封装结构各部分的温度变化情况,结合量子芯片封装结构各部分的温度变化情况以及各部分之间的接触关系可以获取量子芯片封装结构内部结构的传热路径。例如,温度升高越早的结构部分为传热路径中越靠前的路径节点。The path obtaining module 16 is used to obtain the heat transfer path of the internal structure of the quantum chip packaging structure according to the thermodynamic simulation results. Among them, the thermodynamic simulation results include the temperature change of each part of the quantum chip packaging structure, combined with the temperature change of each part of the quantum chip packaging structure and the contact relationship between each part, the heat transfer path of the internal structure of the quantum chip packaging structure can be obtained. For example, the part of the structure whose temperature rises earlier is the earlier path node in the heat transfer path.

本发明实施例提供的量子芯片封装结构的热力学仿真装置,与现有技术相比,通过建立量子芯片封装结构的热力学仿真模型,基于量子芯片封装结构的工作环境以及量子芯片封装结构的物性参数设置用于热力学仿真的边界条件、及参数条件,进而真实有效的实现量子芯片封装结构的热力学仿真,基于热力学仿真结果,可以获取量子芯片封装结构内部结构的传热路径,相比较现有技术中,通过人为经验对量子芯片封装结构进行调整,通过仿真更加逼近现实,成本更低、耗时更少、结果更加可靠,可以为量子芯片封装结构的优化提供依据,有利于缩短量子芯片封装结构的研发成本和设计周期。The thermodynamic simulation device of the quantum chip packaging structure provided by the embodiment of the present invention, compared with the prior art, establishes a thermodynamic simulation model of the quantum chip packaging structure, based on the working environment of the quantum chip packaging structure and the physical property parameter setting of the quantum chip packaging structure Boundary conditions and parameter conditions for thermodynamic simulation, and then truly and effectively realize the thermodynamic simulation of the quantum chip packaging structure. Based on the thermodynamic simulation results, the heat transfer path of the internal structure of the quantum chip packaging structure can be obtained. Compared with the existing technology, The quantum chip packaging structure is adjusted through artificial experience, and the simulation is closer to reality, with lower cost, less time-consuming, and more reliable results, which can provide a basis for the optimization of the quantum chip packaging structure and help shorten the research and development of the quantum chip packaging structure. cost and design cycle.

在本实施例中,该热力学仿真装置还包括路径选择模块17、温差获取模块18和参数选择模块19。In this embodiment, the thermodynamic simulation device further includes a path selection module 17 , a temperature difference acquisition module 18 and a parameter selection module 19 .

路径选择模块17用于将传热路径中含有量子芯片的传热路径作为第一传热路径。其中,量子芯片封装结构是为了给量子芯片提供良好的热接触,因此,量子芯片封装结构内部结构的传热路径包括含有量子芯片的传热路径。举例来说,量子芯片封装结构包括量子芯片和封装底板,量子芯片固定在封装底板上,封装底板上设有多条容线槽,容线槽内设有PCB,PCB上下均铺设铜箔,量子芯片与铜箔通过引线连接,环境热源施加在PCB的上端面,焦耳热源施加在PCB上方的铜箔内部,那么经过热力学仿真后,一条含有量子芯片的传热路径的路径为引线——量子芯片——封装底板。The path selection module 17 is configured to use the heat transfer path containing the quantum chip among the heat transfer paths as the first heat transfer path. Among them, the quantum chip packaging structure is to provide a good thermal contact for the quantum chip, therefore, the heat transfer path of the internal structure of the quantum chip packaging structure includes the heat transfer path containing the quantum chip. For example, the package structure of the quantum chip includes the quantum chip and the package base plate. The chip and the copper foil are connected by wires, the ambient heat source is applied to the upper surface of the PCB, and the Joule heat source is applied to the inside of the copper foil above the PCB. Then, after thermodynamic simulation, a heat transfer path containing a quantum chip is a wire——quantum chip - Encapsulation backplane.

对于一些内部结构较为复杂的量子芯片封装结构,含有量子芯片的传热路径的量子芯片所在节点之前可能会包含有更多的路径节点For some quantum chip packaging structures with a more complex internal structure, there may be more path nodes before the node where the quantum chip contains the heat transfer path of the quantum chip

温差获取模块18用于获取第一传热路径中量子芯片所在路径节点与第一个路径节点的温度的差值的绝对值作为第一绝对值,其中,第一个路径节点为接触热源的路径节点。其中,第一传热路径上每个路径节点的温度是在量子芯片封装结构的温度分布处于稳态时确定的,量子芯片所在路径节点与第一个路径节点的温度的差值反映了经验热源向量子芯片的传热程度。如前举例,第一个路径节点是引线。引线接触经验热源。The temperature difference acquisition module 18 is used to obtain the absolute value of the temperature difference between the path node where the quantum chip is located in the first heat transfer path and the temperature of the first path node as the first absolute value, wherein the first path node is the path contacting the heat source node. Among them, the temperature of each path node on the first heat transfer path is determined when the temperature distribution of the quantum chip packaging structure is in a steady state, and the temperature difference between the path node where the quantum chip is located and the first path node reflects the empirical heat source The degree of heat transfer to the quantum chip. As in the previous example, the first path node is the leader. Leads are exposed to an empirical heat source.

参数选择模块19用于当第一绝对值大于第一阈值,则将参数条件作为目标参数,用以实现量子芯片封装结构的优化。其中,第一阈值可以根据实际需要设置。如果第一绝对值大于第一阈值,表明了经验热源经过一段时间后并没有传递或传递很少的热量到量子芯片,量子芯片封装结构设计就比较理想,进而可以将参数条件作为目标参数,以此来实现量子芯片封装结构的优化,进行后续的实验验证。The parameter selection module 19 is configured to use the parameter condition as the target parameter when the first absolute value is greater than the first threshold, so as to realize the optimization of the package structure of the quantum chip. Wherein, the first threshold can be set according to actual needs. If the first absolute value is greater than the first threshold, it indicates that the empirical heat source does not transfer or transfers little heat to the quantum chip after a period of time, and the design of the quantum chip packaging structure is ideal, and then the parameter condition can be used as the target parameter, with This is to realize the optimization of the quantum chip packaging structure and carry out subsequent experimental verification.

在本实施例中,路径选择模块17还用于将传热路径中不含有量子芯片的传热路径作为第二传热路径。其中,量子芯片封装结构内部结构的传热路径除了包括含有量子芯片的传热路径之外,也可能会进一步包括不含有量子芯片的传热路径。如第二实施例中的举例,经过热力学仿真后,一条不含有量子芯片的传热路径的路径为PCB——PCB下方铜箔——封装底板。In this embodiment, the path selection module 17 is further configured to use a heat transfer path that does not contain a quantum chip in the heat transfer path as the second heat transfer path. Wherein, the heat transfer path of the internal structure of the quantum chip packaging structure may further include a heat transfer path not containing the quantum chip in addition to the heat transfer path containing the quantum chip. As an example in the second embodiment, after thermodynamic simulation, a heat transfer path that does not contain a quantum chip is PCB—the copper foil under the PCB—the package bottom plate.

温差获取模块18还用于获取第二传热路径中最后一个路径节点与第一个路径节点的热量的差值的绝对值作为第二绝对值,其中,最后一个路径节点为接触冷源的路径节点。其中,第二传热路径上每个路径节点的温度也是在量子芯片封装结构的温度分布处于稳态时确定的,最后一个路径节点与第一个路径节点的温度的差值反映了经验热源向量子芯片的传热程度。如前举例,第一个路径节点是PCB。PCB接触经验热源,最后一个路径节点是封装底板,封装底板接触已知冷源。The temperature difference obtaining module 18 is also used to obtain the absolute value of the heat difference between the last path node and the first path node in the second heat transfer path as the second absolute value, wherein the last path node is the path contacting the cooling source node. Among them, the temperature of each path node on the second heat transfer path is also determined when the temperature distribution of the quantum chip package structure is in a steady state, and the temperature difference between the last path node and the first path node reflects the direction of the empirical heat source to The degree of heat transfer of quantum chips. As in the previous example, the first path node is PCB. The PCB is in contact with an empirical heat source, and the last path node is the package base plate, which is in contact with a known cold source.

参数选择模块19还用于当第二绝对值小于第二阈值,则将参数条件作为目标参数,其中,第一阈值大于或等于第二阈值。其中,第二阈值可以根据实际需要设置。如果第二绝对值小于第二阈值,表明了经验热源经过一段时间后传递很多或全部的热量到封装底板,这样一来,量子芯片受到经验热源的影响就很小或没有,量子芯片封装结构设计就比较理想,进而可以将参数条件作为目标参数,以此来实现量子芯片封装结构的优化,进行后续的实验验证。The parameter selection module 19 is further configured to use the parameter condition as the target parameter when the second absolute value is smaller than a second threshold, wherein the first threshold is greater than or equal to the second threshold. Wherein, the second threshold can be set according to actual needs. If the second absolute value is less than the second threshold, it indicates that the empirical heat source transfers a lot or all of the heat to the package base plate after a period of time, so that the quantum chip is little or not affected by the empirical heat source, and the package structure design of the quantum chip It is more ideal, and then the parameter conditions can be used as the target parameters to realize the optimization of the quantum chip packaging structure and carry out subsequent experimental verification.

进一步地,温差获取模块17还用于获取第一传热路径中量子芯片所在路径节点与最后一个路径节点的温度的差值的绝对值作为第三绝对值;Further, the temperature difference acquisition module 17 is also used to acquire the absolute value of the temperature difference between the path node where the quantum chip is located and the last path node in the first heat transfer path as the third absolute value;

参数选择模块18具体用于当第一绝对值大于第一阈值并且第三绝对值小于第三阈值,则将参数条件作为目标参数,其中,第一阈值大于第三阈值。The parameter selection module 18 is specifically configured to use the parameter condition as the target parameter when the first absolute value is greater than the first threshold and the third absolute value is less than the third threshold, wherein the first threshold is greater than the third threshold.

其中,第三阈值可以根据实际需要设置。在考虑量子芯片的传热情况时,不仅要实现经验热源不会或很少传递到量子芯片上,而且还要考虑量子芯片上的热量能够很快传递出去。如果第三绝对值小于第三阈值,表明了量子芯片上的热量经过一段时间后很多或全部传递出去,量子芯片封装结构设计就比较理想,进而可以将参数条件作为目标参数,以此来实现量子芯片封装结构的优化,进行后续的实验验证。Wherein, the third threshold can be set according to actual needs. When considering the heat transfer of the quantum chip, not only should the empirical heat source not or rarely be transferred to the quantum chip, but also consider that the heat on the quantum chip can be transferred out quickly. If the third absolute value is less than the third threshold, it indicates that the heat on the quantum chip will be transferred out after a period of time, and the design of the quantum chip packaging structure is ideal, and then the parameter conditions can be used as the target parameters to realize the quantum The optimization of the chip packaging structure is carried out for subsequent experimental verification.

本发明还提供一种存储介质,存储介质中存储有计算机程序,计算机程序被设置为运行时执行第一实施例、第二实施例或第三实施例中的方法。The present invention also provides a storage medium, in which a computer program is stored, and the computer program is configured to execute the method in the first embodiment, the second embodiment or the third embodiment when running.

具体的,在本实施例中,上述存储介质可以包括但不限于:U盘、只读存储器(Read-Only Memory,简称为ROM)、随机存取存储器(Random Access Memory,简称为RAM)、移动硬盘、磁碟或者光盘等各种可以存储计算机程序的介质。Specifically, in this embodiment, the above-mentioned storage medium may include but not limited to: U disk, read-only memory (Read-Only Memory, ROM for short), random access memory (Random Access Memory, RAM for short), mobile Various media that can store computer programs, such as hard disks, magnetic disks, or optical disks.

本发明还提供一种电子装置,包括存储器和处理器,存储器中存储有计算机程序,处理器被设置为运行计算机程序以执行前述任一种第一实施例、第二实施例或第三实施例中的方法。The present invention also provides an electronic device, including a memory and a processor, wherein a computer program is stored in the memory, and the processor is configured to run the computer program to execute any one of the foregoing first embodiment, second embodiment or third embodiment method in .

具体的,存储器和处理器可以通过数据总线连接。此外,上述电子装置还可以包括传输设备以及输入输出设备,其中,该传输设备和上述处理器连接,该输入输出设备和上述处理器连接。Specifically, the memory and the processor can be connected through a data bus. In addition, the above-mentioned electronic device may further include a transmission device and an input-output device, wherein the transmission device is connected to the above-mentioned processor, and the input-output device is connected to the above-mentioned processor.

在本说明书的描述中,参考术语“一个实施例”、“一些实施例”、“示例”或“具体示例”等的描述意指结合该实施例或示例描述的具体特征、结构、材料或者特点包含于本发明的至少一个实施例或示例中。在本说明书中,对上述术语的示意性表述不必须针对的是相同的实施例或示例。而且描述的具体特征、结构、材料或者特点可以在任何的一个或多个实施例中以合适的方式结合。此外,本领域的技术人员可以将本说明书中描述的不同实施例或示例进行接合和组合。In the description of this specification, description with reference to the terms "one embodiment", "some embodiments", "example" or "specific example" means that a specific feature, structure, material or characteristic described in connection with the embodiment or example Included in at least one embodiment or example of the invention. In this specification, the schematic representations of the above terms are not necessarily directed to the same embodiment or example. Furthermore, the particular features, structures, materials or characteristics described may be combined in any suitable manner in any one or more embodiments. In addition, those skilled in the art can combine and combine different embodiments or examples described in this specification.

上述仅为本发明的优选实施例而已,并不对本发明起到任何限制作用。任何所属技术领域的技术人员,在不脱离本发明的技术方案的范围内,对本发明揭露的技术方案和技术内容做任何形式的等同替换或修改等变动,均属未脱离本发明的技术方案的内容,仍属于本发明的保护范围之内。The foregoing are only preferred embodiments of the present invention, and do not limit the present invention in any way. Any person skilled in the technical field, within the scope of the technical solution of the present invention, makes any form of equivalent replacement or modification to the technical solution and technical content disclosed in the present invention, which does not depart from the technical solution of the present invention. The content still belongs to the protection scope of the present invention.

Claims (16)

1. The thermodynamic simulation method of the quantum chip packaging structure is characterized by comprising the following steps of:
converting the three-dimensional model of the quantum chip packaging structure into a thermodynamic simulation model;
setting boundary conditions of the thermodynamic simulation model according to the working environment of the quantum chip packaging structure, wherein the working environment of the quantum chip packaging structure comprises a known cold source and an empirical heat source;
setting parameter conditions of the thermodynamic simulation model according to physical parameters of the quantum chip packaging structure;
performing thermodynamic simulation on the thermodynamic simulation model based on the boundary conditions and the parameter conditions;
obtaining thermodynamic simulation results from the start of simulation to the time when the temperature distribution of the quantum chip packaging structure is in a steady state;
and acquiring a heat transfer path of the internal structure of the quantum chip packaging structure according to the thermodynamic simulation result.
2. The thermodynamic simulation method of claim 1, further comprising:
taking a heat transfer path containing a quantum chip in the heat transfer path as a first heat transfer path;
acquiring an absolute value of a difference value between a path node where a quantum chip is located in the first heat transfer path and a first path node as a first absolute value;
when the first absolute value is larger than a first threshold, taking the parameter condition as a target parameter to realize the optimization of the quantum chip packaging structure;
wherein the first path node is a path node contacting a heat source.
3. The thermodynamic simulation method of claim 2, further comprising:
taking a heat transfer path which does not contain a quantum chip in the heat transfer paths as a second heat transfer path;
acquiring an absolute value of a difference value of heat between a last path node and a first path node in the second heat transfer path as a second absolute value;
when the second absolute value is smaller than a second threshold value, taking the parameter condition as a target parameter;
the first threshold value is greater than or equal to the second threshold value, and the last path node is a path node contacting the cold source.
4. The thermodynamic simulation method according to claim 2, wherein the step of obtaining, as the first absolute value, the absolute value of the difference between the temperatures of the path node where the quantum chip is located and the first path node in the first heat transfer path further comprises:
acquiring an absolute value of a difference value between the temperature of a path node where the quantum chip is located and the temperature of a last path node in the first heat transfer path as a third absolute value;
the step of taking the parameter condition as the target parameter specifically includes:
when the first absolute value is greater than a first threshold and the third absolute value is less than a third threshold, taking the parameter condition as a target parameter;
wherein the first threshold is greater than the third threshold.
5. The thermodynamic simulation method according to claim 1, wherein the decision condition that the temperature distribution of the quantum chip package structure is in a steady state is:
the temperature at any point on the thermodynamic simulation model remains unchanged for a predetermined time.
6. The thermodynamic simulation method according to any one of claims 1 to 5, wherein the empirical heat source comprises an ambient heat source and a joule heat source.
7. The thermodynamic simulation method according to claim 6, wherein the known cold source is applied at the bottom of the thermodynamic simulation model and the empirical heat source is applied at the top or inside of the thermodynamic simulation model.
8. The thermodynamic simulation method according to any one of claims 1 to 5, wherein the step of setting parameter conditions of the thermodynamic simulation model according to physical property parameters of the quantum chip package structure specifically comprises:
and setting parameter conditions of the thermodynamic simulation model according to physical parameters of the quantum chip packaging structure and contact thermal resistance among all parts of the quantum chip packaging structure.
9. The thermodynamic simulation method according to any one of claims 1 to 5, wherein the step of performing thermodynamic simulation on the thermodynamic simulation model based on the boundary conditions and the parameter conditions specifically comprises:
performing grid division on the thermodynamic simulation model;
and carrying out thermodynamic simulation on the thermodynamic simulation model after grid division based on the boundary conditions and the parameter conditions.
10. The thermodynamic simulation method according to claim 9, wherein the step of meshing the thermodynamic simulation model specifically comprises:
dividing the region corresponding to the quantum chip in the thermodynamic simulation model according to a first grid size;
dividing the region corresponding to the preset range around the quantum chip in the thermodynamic simulation model according to a second grid size;
dividing other areas in the thermodynamic simulation model according to a third grid size;
wherein the third mesh size is larger than the second mesh size, which is larger than the first mesh size.
11. A thermodynamic simulation device for a quantum chip package structure, comprising:
the model conversion module is used for converting the three-dimensional model of the quantum chip packaging structure into a thermodynamic simulation model;
the boundary setting module is used for setting boundary conditions of the thermodynamic simulation model according to the working environment of the quantum chip packaging structure, wherein the working environment of the quantum chip packaging structure comprises a known cold source and an empirical heat source;
the parameter setting module is used for setting parameter conditions of the thermodynamic simulation model according to physical property parameters of the quantum chip packaging structure;
the simulation execution module is used for carrying out thermodynamic simulation on the thermodynamic simulation model based on the boundary conditions and the parameter conditions;
the result acquisition module is used for acquiring thermodynamic simulation results from the start of simulation to the time when the temperature distribution of the quantum chip packaging structure is in a steady state;
and the path acquisition module is used for acquiring a heat transfer path of the internal structure of the quantum chip packaging structure according to the thermodynamic simulation result.
12. The thermodynamic simulation apparatus according to claim 11, further comprising:
the path selection module is used for taking a heat transfer path containing a quantum chip in the heat transfer paths as a first heat transfer path;
the temperature difference acquisition module is used for acquiring an absolute value of a difference value between a path node where the quantum chip is positioned in the first heat transfer path and the temperature of the first path node as a first absolute value;
the parameter selection module is used for taking the parameter condition as a target parameter when the first absolute value is larger than a first threshold value so as to realize the optimization of the quantum chip packaging structure;
wherein the first path node is a path node contacting a heat source.
13. The thermodynamic simulation apparatus according to claim 12, wherein the path selection module is further configured to use a heat transfer path that does not contain a quantum chip in the heat transfer paths as a second heat transfer path;
the temperature difference acquisition module is further used for acquiring an absolute value of a difference value of heat between a last path node and a first path node in the second heat transfer path as a second absolute value;
the parameter selection module is further configured to take the parameter condition as a target parameter when the second absolute value is smaller than a second threshold value;
the first threshold value is greater than or equal to the second threshold value, and the last path node is a path node contacting the cold source.
14. The thermodynamic simulation device according to claim 12, wherein the temperature difference obtaining module is further configured to obtain, as a third absolute value, an absolute value of a difference between temperatures of a path node where the quantum chip is located and a last path node in the first heat transfer path;
the parameter selection module is specifically configured to take the parameter condition as a target parameter when the first absolute value is greater than a first threshold and the third absolute value is less than a third threshold;
wherein the first threshold is greater than the third threshold.
15. A storage medium having a computer program stored therein, wherein the computer program is arranged to perform the method of any of claims 1 to 10 when run.
16. An electronic device comprising a memory and a processor, wherein the memory has stored therein a computer program, the processor being arranged to run the computer program to perform the method of any of claims 1 to 10.
CN202111566886.2A 2021-12-20 2021-12-20 Thermodynamic simulation method, device and storage medium of quantum chip packaging structure Active CN116401803B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111566886.2A CN116401803B (en) 2021-12-20 2021-12-20 Thermodynamic simulation method, device and storage medium of quantum chip packaging structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111566886.2A CN116401803B (en) 2021-12-20 2021-12-20 Thermodynamic simulation method, device and storage medium of quantum chip packaging structure

Publications (2)

Publication Number Publication Date
CN116401803A true CN116401803A (en) 2023-07-07
CN116401803B CN116401803B (en) 2024-06-14

Family

ID=87014711

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111566886.2A Active CN116401803B (en) 2021-12-20 2021-12-20 Thermodynamic simulation method, device and storage medium of quantum chip packaging structure

Country Status (1)

Country Link
CN (1) CN116401803B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117218316A (en) * 2023-10-08 2023-12-12 同济大学 Thermal analysis grid space division method based on chip packaging structure under advanced technology
CN119338019A (en) * 2023-07-19 2025-01-21 本源量子计算科技(合肥)股份有限公司 Quantum chip control method, quantum control system and quantum computer
CN119356119A (en) * 2024-09-29 2025-01-24 中国科学院理化技术研究所 A semi-hardware dynamic simulation method and simulation platform for dilution refrigerator

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130258595A1 (en) * 2012-03-27 2013-10-03 Microsoft Corporation Heat Transfer For Superconducting Integrated Circuits At Millikelvin Temperatures
CN103951985A (en) * 2014-05-08 2014-07-30 南京新伟仑材料科技有限公司 High-molecular heat-conducting composite material and preparation method thereof
US20180157775A1 (en) * 2016-12-05 2018-06-07 1Qb Information Technologies Inc. Method for estimating the thermodynamic properties of a quantum ising model with transverse field
CN108614941A (en) * 2018-05-08 2018-10-02 湖南城市学院 A kind of Board level packaging design optimization method for integrated QFN chips
CN111191790A (en) * 2018-10-29 2020-05-22 华为技术有限公司 Quantum bit control device
CN112992818A (en) * 2021-04-26 2021-06-18 佛山市国星光电股份有限公司 Power device and manufacturing method thereof

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130258595A1 (en) * 2012-03-27 2013-10-03 Microsoft Corporation Heat Transfer For Superconducting Integrated Circuits At Millikelvin Temperatures
CN103951985A (en) * 2014-05-08 2014-07-30 南京新伟仑材料科技有限公司 High-molecular heat-conducting composite material and preparation method thereof
US20180157775A1 (en) * 2016-12-05 2018-06-07 1Qb Information Technologies Inc. Method for estimating the thermodynamic properties of a quantum ising model with transverse field
CN108614941A (en) * 2018-05-08 2018-10-02 湖南城市学院 A kind of Board level packaging design optimization method for integrated QFN chips
CN111191790A (en) * 2018-10-29 2020-05-22 华为技术有限公司 Quantum bit control device
CN112992818A (en) * 2021-04-26 2021-06-18 佛山市国星光电股份有限公司 Power device and manufacturing method thereof

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
王峰瀛 等: ""高功率半导体整流管芯片散热效率计算仿真"", 《科学技术与工程》, vol. 18, no. 21, 31 July 2018 (2018-07-31), pages 225 - 231 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN119338019A (en) * 2023-07-19 2025-01-21 本源量子计算科技(合肥)股份有限公司 Quantum chip control method, quantum control system and quantum computer
CN117218316A (en) * 2023-10-08 2023-12-12 同济大学 Thermal analysis grid space division method based on chip packaging structure under advanced technology
CN119356119A (en) * 2024-09-29 2025-01-24 中国科学院理化技术研究所 A semi-hardware dynamic simulation method and simulation platform for dilution refrigerator

Also Published As

Publication number Publication date
CN116401803B (en) 2024-06-14

Similar Documents

Publication Publication Date Title
CN116401803A (en) Thermodynamic simulation method, device and storage medium of quantum chip packaging structure
CN111291532B (en) System-on-chip interconnection reliability simulation method, device, equipment and storage medium
US9886326B2 (en) Thermally-aware process scheduling
CN112307656B (en) Method, system and device for acquiring electrothermal parameters of power semiconductor module
US12169670B2 (en) Systems and methods for designing a module semiconductor product
CN113177336A (en) Chip junction temperature testing method and device of temperature measuring sensor and storage medium
CN112163355B (en) SiC MOSFET package structure optimization design method, media and equipment
US10571514B2 (en) Single simulation-based structure function mapping
CN115906563A (en) A driver thermal simulation method, system, computer equipment and storage medium
CN117391033A (en) Thermal model determination and thermal simulation method, device, equipment and storage medium
CN120076278B (en) Multi-heat-source partition heat pipe array packaging system and method applied to AI server
CN113408110B (en) Solder point temperature prediction method, device, readable storage medium and electronic device
KR102657224B1 (en) Method and system for rom based dynamic thermal management analysis and control
US20160239589A1 (en) Automatic calibration of thermal models
CN118763495A (en) Semiconductor laser temperature control method, storage medium and electronic device
CN116186954B (en) A thermodynamic simulation method for quantum chip packaging structure
CN116822301A (en) Method for predicting internal temperature of processor
CN116432497A (en) Method, device, medium and electronic equipment for selecting heat insulation material for battery system
CN114282679B (en) Data processing method, device and storage medium
CN113189487A (en) Processing method and device for thermal model of battery and electronic equipment
CN120163103B (en) Waveform propagation method, electronic device and storage medium
Romano et al. DiffChip: Thermally Aware Chip Placement with Automatic Differentiation
CN113361228A (en) Simulation method of automobile machine cooling system, computer equipment and storage medium
CN118298897B (en) Automatic power-off pressure test method and system for memory module
CN117727389A (en) Thermal expansion coefficient acquisition method, system and equipment for gradient material preparation

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CP03 Change of name, title or address

Address after: 230088 Anhui Province, Hefei City, Gaoxin District, Chengxiqiao Community Service Center, No. 900 Wangjiang West Road, Zhong'an Chuanggu Science and Technology Park Phase I, Building D8

Patentee after: Benyuan Quantum Computing Technology (Hefei) Co.,Ltd.

Country or region after: China

Address before: 230088 6th floor, E2 building, phase II, innovation industrial park, 2800 innovation Avenue, Hefei high tech Zone, Hefei City, Anhui Province

Patentee before: Benyuan Quantum Computing Technology (Hefei) Co.,Ltd.

Country or region before: China

CP03 Change of name, title or address