CN116107409B - A reset control method for a multi-board control system - Google Patents
A reset control method for a multi-board control system Download PDFInfo
- Publication number
- CN116107409B CN116107409B CN202211743457.2A CN202211743457A CN116107409B CN 116107409 B CN116107409 B CN 116107409B CN 202211743457 A CN202211743457 A CN 202211743457A CN 116107409 B CN116107409 B CN 116107409B
- Authority
- CN
- China
- Prior art keywords
- reset
- signal
- output signal
- circuit
- board card
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/24—Resetting means
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P90/00—Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
- Y02P90/02—Total factory control, e.g. smart factories, flexible manufacturing systems [FMS] or integrated manufacturing systems [IMS]
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Electronic Switches (AREA)
Abstract
本发明涉及一种用于多板卡控制系统的复位控制方法，属于控制电路技术领域，现有技术中，或是涉及复杂或是主板卡不具备复位从板卡的能力；本发明提供的控制系统包括主板卡、一个或多个从板卡，所述主板卡包括FPGA模块、上电复位电路、外部复位电路、一个或多个接口电路、逻辑门电路、监控电路和微处理器，可实现多板卡控制系统的有序、可靠复位。
The present invention relates to a reset control method for a multi-board control system, belonging to the technical field of control circuits. In the prior art, either the method is complex or the main board card does not have the ability to reset the slave board card. The control system provided by the present invention comprises a main board card and one or more slave boards. The main board card comprises an FPGA module, a power-on reset circuit, an external reset circuit, one or more interface circuits, a logic gate circuit, a monitoring circuit and a microprocessor, and can realize orderly and reliable reset of the multi-board control system.
Description
Technical Field
The invention belongs to the technical field of control circuits, and particularly relates to a reset control method for a multi-board card control system, which is more typical and suitable for control systems formed by various multi-board cards.
Background
In a control system composed of multiple boards, the following problems often exist that (1) the main board card and the slave board card have the functions of bus communication, control and the like, because the design and the composition of each main board card and each slave board card are complex, the reset loading time after the power-on of each board card is different, before the reset loading of the main board card is completed, if the slave board card is reset, false triggering, false state and false action can be caused, and (2) the main board card does not have the capability of resetting the slave board card, does not have the capability of recovering the work after the work of the slave board card is abnormal, or can only reset and initialize the board card through the power-off and power-on operation of the slave board card even the whole system, so that the complex design and the control of the power-on system are needed when the power-off and the power-on operation of the whole system are interrupted, and other losses are caused.
Disclosure of Invention
In response to one or more of the above-identified deficiencies or improvements in the prior art, the present invention provides a reset control method for a multi-board control system, the reset control method comprising a power-on reset control method and an external reset control method, the power-on reset control method comprising the steps of,
Step S11, when the system is powered on, a power-on reset circuit of the mainboard card outputs signals to the FPGA module to enable the FPGA module to enter power-on loading, and the FPGA module outputs a state signal and an external reset output signal to a logic gate circuit in the power-on loading process of the FPGA module, wherein the state signal is low level, the external reset output signal is kept high level, and the logic gate circuit outputs signals to be low level;
Step S12, a monitoring circuit receives an output signal of the logic gate as an input signal, when the input signal is in a low level, the output signal of the monitoring circuit is a reset signal, after the output signal of the logic gate circuit is in a high level and is delayed for a plurality of times, the output signal of the monitoring circuit is a non-reset signal, and a microprocessor and other circuits of a main board card receive the output signal of the monitoring circuit;
Step S13, after the FPGA module is powered on and loaded, the state signal of the FPGA module becomes high level, then the output signal of the logic gate circuit becomes high level, and then the output signal of the monitoring circuit is a non-reset signal, so that the reset of a microprocessor and other circuits of the mainboard card is completed;
S14, the output signal of the monitoring circuit is connected to the FPGA module to realize the reset of the FPGA of the main board card;
Step S15, the FPGA module outputs a reset signal to the slave board card through the interface circuit, and after the power-on reset of the main board card is finished, the reset control of the slave board card is released;
Step S16, if the power-on loading time of the slave board card is longer than that of the main board card, on the basis of grasping the specific power-on loading time of the slave board card, a reset control signal can be sent out by the microprocessor, so that the reset signal corresponding to the slave board card is kept in a slave board card reset state, and the reset signal of the slave board card can be directly controlled by the FPGA module to be kept until the reset time of the slave board card meets the requirement;
the external reset control method includes the steps of,
Step S21, after the external reset signal is processed by the external reset circuit, outputting an external reset input signal to the FPGA module, wherein the external reset locking signal is kept in an invalid state in the scene of allowing external reset, the FPGA module outputs the external reset output signal to be in a low level, the logic gate output signal is in a low level through the logic gate circuit, then the monitoring circuit output signal is a reset signal, and a microprocessor, other circuits and the FPGA module of the main board card receive the output signal of the monitoring circuit;
S22, after the external reset signal is withdrawn, the FPGA module outputs an external reset output signal to be changed into a high level, then the output signal of the logic gate circuit is changed into a high level, and after a plurality of time delays, the output signal of the monitoring circuit is a non-reset signal;
And S23, under the condition that external reset is not allowed, the microprocessor outputs an external reset locking signal, and the external reset output signal output by the FPGA module is kept to be high level.
Preferably, the monitoring circuit has a voltage monitoring function, and keeps the output signal of the monitoring circuit in a reset state before the power supply voltage VCC of the monitoring circuit is not established to an effective level, and after the power supply voltage VCC is established to the effective level, the output signal of the monitoring circuit is controlled by the input port state of the monitoring circuit;
Preferably, the input port of the monitoring circuit is a manual reset input port;
Preferably, according to the difference of the reset effective levels of the microprocessor, the other circuits and the FPGA module, the output signal of the monitoring circuit may be accessed to the microprocessor, the other circuits and the FPGA module after passing through a logic non-circuit to realize the reset.
In general, the above technical solutions conceived by the present invention have the beneficial effects compared with the prior art including:
(1) The invention provides a reset control method of a multi-board card control system, which can realize orderly and reliable reset of the multi-board card control system.
Drawings
Fig. 1 is an application diagram of a reset control method of a multi-board card control system provided by the invention.
Like reference numerals denote like technical features throughout the drawings, in particular:
1. Motherboard 2, slave boards 1,3, slave boards n,4, logic gate circuits, 5 and monitoring circuits.
Detailed Description
The present invention will be described in further detail with reference to the drawings and examples, in order to make the objects, technical solutions and advantages of the present invention more apparent. It should be understood that the specific embodiments described herein are for purposes of illustration only and are not intended to limit the scope of the invention. In addition, the technical features of the embodiments of the present invention described below may be combined with each other as long as they do not collide with each other.
The multi-board card control system comprises a main board card 1, a first slave board card 2 and an Nth slave board card 3, wherein the main board card 1 comprises an FPGA module, a power-on reset circuit, an external reset circuit, a plurality of interface circuits, a logic gate circuit 4, a monitoring circuit 5, a microprocessor and other circuits;
The first slave board card 2 comprises a controller, a power-on reset circuit and interface circuits, the Nth slave board card 3 and the first slave board card 2 have the same structure and/or composition, and a plurality of interface circuits of the main board card 1 are in one-to-one butt joint with the interface circuits of the plurality of slave board cards.
When the system is powered on:
(1) The power-on reset circuit of the mainboard card outputs signals to the FPGA to enable the FPGA to enter power-on loading, the FPGA state signal is low level in the power-on loading process of the FPGA, the external reset output signal is high level, the FPGA state signal and the external reset output signal pass through the logic gate circuit, and the output signal of the logic gate circuit is low level;
(2) The monitoring circuit has a voltage monitoring function, and keeps an output signal of the monitoring circuit in a reset state before the power supply voltage VCC of the monitoring circuit is not established to an effective level, and the output signal of the monitoring circuit is controlled by an input port state of the monitoring circuit after the power supply voltage VCC is not established to the effective level;
(3) The input port of the monitoring circuit is a manual reset input port, when the output signal of the accessed logic gate circuit is at a low level, the output signal is kept at a reset state, and after the output signal of the logic gate circuit is at a high level and is delayed for a plurality of times, the output signal is at a non-reset state;
(4) After the power-on loading of the mainboard card FPGA is finished, the FPGA state signal is changed into a high level, then the output signal of the logic gate circuit is changed into a high level, and then the output signal of the monitoring circuit is in a non-reset state, so that the reset of the mainboard card microprocessor and other circuits is finished;
(5) The output signal of the monitoring circuit is connected to the FPGA to realize the reset of the FPGA of the main board card;
(6) The method comprises the steps that a plurality of reset signals for the slave board cards are kept in a reset state during the power-on loading process of the FPGA, and reset control for the slave board cards is released after the power-on reset of the master board cards is completed;
(7) If the power-on loading time of the slave board card is longer than that of the main board card, on the basis of grasping the specific power-on loading time of the slave board card, the main board card can send out a reset control signal through a microprocessor, so that the reset signal corresponding to the slave board card can be kept in a reset state of the slave board card, and the reset signal of the slave board card can be directly controlled by an FPGA to be kept until the reset time of the slave board card meets the requirement;
When external reset:
(1) When the external reset signal is effective, the external reset signal is processed by the external reset circuit of the main board card and then is output to the FPGA, the external reset locking signal is kept in an invalid state in the scene of allowing external reset, the FPGA outputs an external reset output signal to be in a low level, the logic gate circuit enables the logic gate output signal to be in a low level, and then the monitoring circuit outputs the signal to be in a reset state;
(2) After the external reset signal is withdrawn, the FPGA outputs an external reset output signal to be changed into a high level, then the output signal of the logic gate circuit is changed into a high level, and after a plurality of time delays, the reset state of the output signal of the monitoring circuit is withdrawn;
(3) When the external reset is performed, the state of a reset signal of the slave board card can be controlled by the main board card according to the application scene requirement, and the slave board card is controlled to reset or not reset;
(4) In the scene of not allowing external reset, the external reset locking signal is kept in an active state, the external reset output signal output by the FPGA is kept at a high level, and the external reset input signal of external reset is not responded.
After power-on, when the slave board card needs to be reset:
After power-on work, when the slave board card works abnormally or needs to be reset due to other reasons, a corresponding reset control signal is sent to the FPGA by the main board card microprocessor, and the corresponding slave board card reset signal is controlled to be in a slave board card reset state by the FPGA, so that the reset of the slave board card is realized.
According to the difference of reset effective levels of all chips of the main board card, the output signals of the monitoring circuit can be accessed to the specific chip to realize reset after passing through the logic non-circuit.
According to the difference of reset effective levels of chips of the slave board card, the slave board card reset signal output by the main board card can be processed by the interface circuit and then is connected to a specific chip to realize reset.
The reset control signal sent by the mainboard card microprocessor to the FPGA can be in a single path or multiple paths, can be an IO signal, and can also be in other control modes such as instruction control;
the reset signal of the main board card to the slave board card can be a single-way signal or a multi-way signal, can be a single-ended signal such as IO signal or a differential signal with stronger anti-interference performance, and the like, and is specifically converted by an interface circuit;
The external reset locking signal sent by the mainboard card microprocessor to the FPGA can be an IO signal or other control modes such as instruction control;
The FPGA shown here is an example of a programmable logic control device, and it may also be other controllers with corresponding functions;
It will be readily appreciated by those skilled in the art that the foregoing description is merely a preferred embodiment of the invention and is not intended to limit the invention, but any modifications, equivalents, improvements or alternatives falling within the spirit and principles of the invention are intended to be included within the scope of the invention.
Claims (6)
1. The reset control method of the multi-board card control system is characterized in that the system comprises a main board card and one or more slave board cards, wherein the main board card comprises an FPGA module, a power-on reset circuit, an external reset circuit, one or more interface circuits, a logic gate circuit, a monitoring circuit and a microprocessor;
the reset control method comprises a power-on reset control method and an external reset control method, the power-on reset control method comprises the following steps,
Step S11, when the system is powered on, the power-on reset circuit outputs a signal to the FPGA module to enable the FPGA module to enter power-on loading, wherein the FPGA module outputs a state signal and an external reset output signal to a logic gate circuit in the power-on loading process of the FPGA module, the state signal is low level, the external reset output signal is kept high level, and the logic gate circuit outputs a signal which is low level;
Step S12, the monitoring circuit receives the output signal of the logic gate as an input signal, when the input signal is in a low level, the output signal of the monitoring circuit is a reset signal, after the output signal of the logic gate is in a high level, the output signal of the monitoring circuit is a non-reset signal after a delay for a plurality of times, and the microprocessor receives the output signal of the monitoring circuit;
Step S13, after the FPGA module is powered on and loaded, the state signal of the FPGA module becomes high level, then the output signal of the logic gate circuit becomes high level, and then the output signal of the monitoring circuit is a non-reset signal, so that the reset of the microprocessor is completed;
s14, the output signal of the monitoring circuit is connected to the FPGA module to realize the reset of the FPGA;
step S15, the FPGA module outputs a reset signal to the slave board card through the interface circuit, and after the power-on reset of the main board card is finished, the reset control of the slave board card is released;
Step S16, if the power-on loading time of the slave board card is longer than that of the main board card, on the basis of grasping the specific power-on loading time of the slave board card, a reset control signal can be sent out by the microprocessor, so that the reset signal corresponding to the slave board card keeps on keeping the reset state of the slave board card, and the reset signal of the slave board card can also be directly controlled by the FPGA module to keep on keeping until the reset time of the slave board card meets the requirement;
the external reset control method includes the steps of,
Step S21, after the external reset signal is processed by the external reset circuit, an external reset input signal is output to the FPGA module, the external reset locking signal is kept in an invalid state under the condition of allowing external reset, the FPGA module outputs an external reset output signal to be in a low level, the logic gate circuit enables the logic gate output signal to be in a low level, then the monitoring circuit output signal is a reset signal, and the microprocessor and the FPGA module receive the output signal of the monitoring circuit;
S22, after the external reset signal is withdrawn, the FPGA module outputs an external reset output signal to be changed into a high level, then the output signal of the logic gate circuit is changed into a high level, and after a plurality of time delays, the output signal of the monitoring circuit is a non-reset signal;
And S23, under the condition that external reset is not allowed, the microprocessor outputs an external reset locking signal, and the external reset output signal output by the FPGA module is kept to be high level.
2. The method of claim 1, wherein the monitor circuit has a voltage monitor function, wherein the output signal of the monitor circuit is maintained in a reset state until the power supply voltage VCC of the monitor circuit is not established to an active level, and wherein the output signal of the monitor circuit is controlled by the input port state of the monitor circuit after the power supply voltage VCC is established to the active level.
3. The method of claim 1, wherein the input port of the monitoring circuit is a manual reset input port.
4. The method of claim 1, wherein the output signal of the monitoring circuit is connected to the microprocessor and the FPGA module to realize the reset after passing through a logic NOT circuit according to the difference of the reset effective levels of the microprocessor and the FPGA module.
5. The method of claim 1, wherein the motherboard card includes other circuitry, wherein in step S12, the output signal of the monitor circuit is a non-reset signal after a delay of a number of times, and wherein the microprocessor and the other circuitry receive the output signal of the monitor circuit.
6. The method of claim 5, wherein in step S13, the monitor circuit outputs a non-reset signal to reset the microprocessor and other circuits of the motherboard.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211743457.2A CN116107409B (en) | 2022-12-30 | 2022-12-30 | A reset control method for a multi-board control system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211743457.2A CN116107409B (en) | 2022-12-30 | 2022-12-30 | A reset control method for a multi-board control system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN116107409A CN116107409A (en) | 2023-05-12 |
| CN116107409B true CN116107409B (en) | 2025-06-13 |
Family
ID=86259211
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202211743457.2A Active CN116107409B (en) | 2022-12-30 | 2022-12-30 | A reset control method for a multi-board control system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN116107409B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH1185724A (en) * | 1997-09-12 | 1999-03-30 | Oki Electric Ind Co Ltd | Cpu mode switch circuit |
| CN111694303A (en) * | 2020-05-28 | 2020-09-22 | 中国航空工业集团公司西安航空计算技术研究所 | FPGA reliable loading method based on CPLD |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102508533B (en) * | 2011-09-21 | 2014-07-09 | 迈普通信技术股份有限公司 | Reset control device and method |
| CN103605415A (en) * | 2013-12-10 | 2014-02-26 | 上海斐讯数据通信技术有限公司 | Reset circuit, reset system and method supporting hot plug board card |
-
2022
- 2022-12-30 CN CN202211743457.2A patent/CN116107409B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH1185724A (en) * | 1997-09-12 | 1999-03-30 | Oki Electric Ind Co Ltd | Cpu mode switch circuit |
| CN111694303A (en) * | 2020-05-28 | 2020-09-22 | 中国航空工业集团公司西安航空计算技术研究所 | FPGA reliable loading method based on CPLD |
Also Published As
| Publication number | Publication date |
|---|---|
| CN116107409A (en) | 2023-05-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11334409B2 (en) | Method and system for fault collection and reaction in system-on-chip | |
| US8531893B2 (en) | Semiconductor device and data processor | |
| US8330518B2 (en) | Low consumption flip-flop circuit with data retention and method thereof | |
| CN113127302A (en) | Method and device for monitoring GPIO (general purpose input/output) of board card | |
| GB2493416A (en) | Synchroniser for interrupt signals | |
| US9954534B2 (en) | Methods and circuits for preventing hold time violations | |
| US10317978B2 (en) | Microcontroller input/output connector state retention in low-power modes | |
| US9531351B1 (en) | Configurable latch circuit | |
| US20180337676A1 (en) | Semiconductor apparatus including a power gating circuit and a repair method of the semiconductor apparatus | |
| CN116107409B (en) | A reset control method for a multi-board control system | |
| CN109842402B (en) | Low-power-consumption isolation circuit and method and chip thereof | |
| US10331592B2 (en) | Communication apparatus with direct control and associated methods | |
| CN112486756A (en) | Method for debugging chip by using extended I2C protocol, storage medium and electronic equipment | |
| KR20110115983A (en) | Data processor and data processing system | |
| CN112307697B (en) | FPGA logic reload circuit | |
| US20240211415A1 (en) | Method for sharing a storage device among multiple processors and associated electronic device | |
| CN114661127A (en) | Reset circuit, reset method and chip | |
| CN111400211A (en) | PCIe bus-based communication method and system | |
| CN102929663B (en) | The loading method of a kind of field programmable gate array, Apparatus and system | |
| CN216052958U (en) | Circuit for resetting minimum system by using software | |
| US10230374B1 (en) | Methods and circuits for preventing hold violations | |
| US11506710B1 (en) | Method for testing a circuit system and a circuit system thereof | |
| CN111858453A (en) | a GPU board | |
| TWI766521B (en) | Electronic device and method for solving transient pulse output of communication interface | |
| US7567115B2 (en) | Fuse-fetching circuit and method for using the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |