[go: up one dir, main page]

CN116047251B - Method for representing trap parameters of GaNHEMT device by microsecond transient curve - Google Patents

Method for representing trap parameters of GaNHEMT device by microsecond transient curve

Info

Publication number
CN116047251B
CN116047251B CN202310000307.0A CN202310000307A CN116047251B CN 116047251 B CN116047251 B CN 116047251B CN 202310000307 A CN202310000307 A CN 202310000307A CN 116047251 B CN116047251 B CN 116047251B
Authority
CN
China
Prior art keywords
trap
voltage
drain
time
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202310000307.0A
Other languages
Chinese (zh)
Other versions
CN116047251A (en
Inventor
潘世杰
冯士维
李轩
白昆
鲁晓庄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing University of Technology
Original Assignee
Beijing University of Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing University of Technology filed Critical Beijing University of Technology
Priority to CN202310000307.0A priority Critical patent/CN116047251B/en
Publication of CN116047251A publication Critical patent/CN116047251A/en
Application granted granted Critical
Publication of CN116047251B publication Critical patent/CN116047251B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26Testing of individual semiconductor devices
    • G01R31/2601Apparatus or methods therefor
    • G01R31/2603Apparatus or methods therefor for curve tracing of semiconductor characteristics, e.g. on oscilloscope
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26Testing of individual semiconductor devices
    • G01R31/2642Testing semiconductor operation lifetime or reliability, e.g. by accelerated life tests

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)

Abstract

本发明公开了一种采用微秒级瞬态曲线表征GaNHEMT器件陷阱参数的方法,涉及半导体器件可靠性领域。通过电路设计实现对GaNHEMT器件在恒定电学偏置下微秒级瞬态电压曲线的采集,并通过结构函数法进一步分析处理得到相关陷阱信息。所述方法主要包括:将被测器件放置于恒温平台上,并与陷阱测试电路相连接;在陷阱填充过程中通过电路对器件施加偏置电压;在陷阱释放过程中通过快速开关将切换时间缩短至微秒级,同时采集瞬态电压曲线的变化情况并通过软件进行分析处理,得到器件内部陷阱相关信息。本发明通过电路设计将瞬态电压曲线的采集提升至微秒级,可用于不同厂商生产的GaNHEMT器件陷阱测试,具有较好的通用性。

The present invention discloses a method for characterizing the trap parameters of a GaN HEMT device using a microsecond transient curve, and relates to the field of semiconductor device reliability. The microsecond transient voltage curve of the GaN HEMT device under a constant electrical bias is collected through circuit design, and the relevant trap information is obtained by further analysis and processing using a structure function method. The method mainly comprises: placing the device under test on a constant temperature platform and connecting it to a trap test circuit; applying a bias voltage to the device through the circuit during the trap filling process; shortening the switching time to the microsecond level through a fast switch during the trap release process, and simultaneously collecting the changes in the transient voltage curve and analyzing and processing it through software to obtain information related to the internal traps of the device. The present invention improves the collection of transient voltage curves to the microsecond level through circuit design, and can be used for trap testing of GaN HEMT devices produced by different manufacturers, with good versatility.

Description

Method for representing trap parameters of GaNHEMT device by microsecond transient curve
Technical field:
The invention relates to the field of semiconductor device reliability, and is mainly applied to measurement and characterization of trap parameters in GaNHEMT (Gallium Nitride Based High-electron-mobility Transistor) devices.
The background technology is as follows:
The development of wide bandgap semiconductor devices, typified by GaNHEMT devices, has become an important impetus for the continued development of the power electronics field. The GaNHEMT device has the characteristics of high electron mobility, high breakdown electric field and the like, and has wide development prospect in high-frequency and high-power application scenes. Compared with Si and GaAs-based devices, the GaN-based devices have degradation and failure phenomena with unclear mechanisms, the phenomena are closely related to traps in the devices, and the instability of electrical parameters caused by the phenomena brings potential hidden hazards to the reliability of system application.
At present, the trap effect of the GaNHEMT device is mainly shown by the phenomena of gate delay, drain delay, current collapse and the like, wherein the phenomenon of time degradation of drain-source current or drain-source voltage of the device directly shows the influence of the trap on the electrical performance of the device. Under the bias of larger gate-source voltage and drain-source voltage, the trap in the device is filled with electrons, and then the device is switched to the bias of constant drain-source current, the electrons are released from the trap, so that the two-dimensional electron gas concentration is increased, and the transient drain-source voltage is reduced. However, when the semiconductor parameter analyzer is used for testing, the change of the transient curve is usually collected by taking millisecond time as a starting point, and the test and collection of microsecond transient response cannot be realized by achieving a faster switching speed. The GaNHEMT device has wide application in the high-frequency field, transient curve change caused by trap filling in the device meets the e index relation, and transient curve change under microsecond level time contains a large amount of trap information, so that acquisition of microsecond level trap information has important significance for further exploring a trap action mechanism.
The invention provides a method for representing trap parameters of a GaNHEMT device by collecting microsecond transient curves. The technology can be applied to parameter extraction of traps in GaNHEMT devices, and achieves faster switching speed of switches, so that microsecond transient curve collection in the trap release process is achieved, more complete trap information is obtained, and the action mechanism of the trap information is further studied. The method has better universality and can be used for trap tests of GaNHEMT devices of different types.
The invention comprises the following steps:
The invention discloses a method for representing trap parameters of a GaNHEMT device by adopting microsecond transient curves, which is used for realizing acquisition of microsecond transient voltage curves of the GaNHEMT device under constant electrical bias through circuit design and further analyzing and processing through a structural function method to obtain relevant trap information. The invention has the main advantages that a rapid switch switching circuit for trap test is designed, microsecond transient curve test and corresponding trap information acquisition can be realized, meanwhile, the stable application of 48V drain-source voltage and-10V gate-source voltage bias in a trap filling stage is realized, and the requirement of a GaNHEMT device trap filling stage on voltage bias can be met.
A method for characterizing trap parameters of GaNHEMT devices by microsecond transient curves is characterized in that:
1. The device 109 to be tested is fixed on a constant temperature platform 110 with the temperature of T1 and is connected with a constant current source circuit 106, a drain voltage control circuit 107, a grid voltage control circuit 108 and an amplifying circuit 105, wherein the drain voltage control circuit 107 is connected with the device 109 to be tested through a diode load 111, and the grid voltage control circuit 108 is connected with the device to be tested through a bipolar transistor 112. The computer 101 realizes real-time acquisition of transient voltage signals through the AD acquisition circuit 103, and realizes amplification and noise reduction treatment of the voltage signals through the amplifying circuit 105 and the signal-to-noise ratio enhancing circuit 104, wherein the amplifying circuit 105 can amplify the acquired voltage signals by 10 times, and the sampling speed of the AD acquisition circuit is 1MHz. The computer 101 sets the gate-source voltage V GF, the drain-source voltage V DF and the filling time t 1 in the filling stage, and the drain-source current I DM and the testing time t 2 in the testing stage through the FPGA control module 102, and the computer 101 controls the starting of the trap filling and testing process.
2. In the trap filling stage, the computer 101 controls the drain voltage control circuit 107 and the gate voltage control circuit 108 through the FPGA control module 102, and applies a negative gate source voltage V GF and a positive drain source voltage V DF with constant pulse width to the device to fill the trap in the device, wherein the negative gate source voltage V GF ranges from-10V to 0V, the positive drain source voltage V DF ranges from 0V to 48V, and the filling time t 1 ranges from 1ms to 30s.
3. After the filling time t 1 is over, the computer 101 controls the bipolar transistor 112 through the FPGA control module 102 to realize the rapid switching of the gate voltage control circuit 108 on the negative gate source voltage, wherein the switching range of the gate source voltage can reach-10V to 0V, and meanwhile, the diode load 111 reduces the set-up time of the constant current source in the switching process to realize the switching of the drain voltage control circuit 107 and the constant current source circuit 106, wherein the switching time can be controlled within 10 mu s, so that microsecond level transient curve change conditions are obtained. After the circuit is switched, the trap releasing process is tested, constant drain-source current is applied to the device through the constant current source circuit 106 under the voltage of 0V gate source, and the drain-source voltage change curve of the tested device along with time is obtained through the AD acquisition circuit 103, wherein the test time is t 2. In the test process, the 0V gate source voltage can ensure that the device to be tested is in a conducting state (the threshold voltage of the depletion type device is smaller than 0V), the electric potential between the gate sources of the device is the same so as to avoid the influence of an externally applied gate source electric field, the drain source current I DM applied to the device ranges from 0mA to 300mA, the sampling precision of a transient curve can reach 1 mu s, and the test time t 2 ranges from 10 mu s to 300s.
4. Amplifying and denoising the transient voltage data obtained in the step 3 through an amplifying circuit 105 and a signal-to-noise ratio enhancing circuit 104 respectively to obtain transient voltage curves with microsecond-level to second-level changes, and returning the data to the computer 101 for processing by a structural function method to obtain corresponding time constant spectrums, wherein the abscissa of the time constant spectrums is the time constant corresponding to the trap. The horizontal axis of the time constant spectrum TCS corresponds to the test time t 2 of the transient voltage response curve, and is expressed in a logarithmic form, and the vertical axis is the relative amplitude obtained after the processing of the structural function method. The number of peaks obtained from the time constant spectrum TCS is the number of traps, and the corresponding abscissa of the peaks is the time constant of the traps.
The invention provides the method for realizing the characterization of the trap parameters of the GaNHEMT device by utilizing the microsecond transient curve for the first time, and the method can acquire the transient response curve from microsecond to second and extract more complete trap information from the transient response curve, thereby effectively characterizing the trap distribution condition in the device.
Description of the drawings:
FIG. 1 is a schematic diagram of a trap test circuit;
The device comprises a computer 101, an FPGA control module 102, an AD acquisition circuit 103, a signal-to-noise ratio enhancing circuit 104, an amplifying circuit 105, a constant current source circuit 106, a drain voltage control circuit 107, a grid voltage control circuit 108, a tested device 109, a constant temperature platform 110, a diode load 111 and a bipolar transistor 112;
FIG. 2 is a timing diagram of a microsecond level transient voltage curve test;
Fig. 3 is a transient voltage change curve and time constant spectrum.
The specific embodiment is as follows:
an example of characterizing the trapping parameters of a ganemt device using microsecond level transient curves is given below, with the commercial ganemt device CGH40010 manufactured by CREE corporation being selected as the device under test 109.
1. The device 109 to be tested is fixed on a constant temperature platform 110 with the temperature of 298K and is connected with a constant current source circuit 106, a drain voltage control circuit 107, a grid voltage control circuit 108 and an amplifying circuit 105, wherein the drain voltage control circuit 107 is connected with the device 109 to be tested through a diode load 111, and the grid voltage control circuit 108 is connected with the device to be tested through a bipolar transistor 112. The computer 101 realizes real-time acquisition of transient voltage signals through the AD acquisition circuit 103, and realizes amplification and noise reduction treatment of the voltage signals through the amplifying circuit 105 and the signal-to-noise ratio enhancing circuit 104. The computer 101 sets the gate-source voltage V GF, the drain-source voltage V DF and the filling time t 1 in the filling stage, and the drain-source current I DM and the testing time t 2 in the testing stage through the FPGA control module 102, and the computer 101 controls the starting of the trap filling and testing process, and the schematic diagram of the testing circuit is shown in fig. 1.
2. In the trap filling stage, the computer 101 controls the drain voltage control circuit 107 and the gate voltage control circuit 108 through the FPGA control module 102, and the gate source voltage V GF of-10V and the drain source voltage V DF of 10V are applied to the device, and the filling time t 1 is 30s.
3. After the filling process is finished, the computer 101 controls the bipolar transistor 112 through the FPGA control module 102 to realize the rapid switching of the grid voltage control circuit 108 between-10V and 0V, and meanwhile, the diode load 111 reduces the establishment time of the constant current source in the switching process to realize the switching of the drain voltage control circuit 107 and the constant current source circuit 106, and the switching time can be controlled within 10 mu s. After the circuit is switched, the trap release process is tested, a constant 200mA drain-source current I DM is applied to the device through a constant current source circuit 106 under the gate-source voltage of 0V, the drain-source voltage change curve of the tested device along with time is obtained through an AD acquisition circuit 103, and the test time t 2 is 120s. The test timing diagram is shown in fig. 2.
4. The transient voltage data obtained in the step 3 are amplified and noise reduced respectively by an amplifying circuit 105 and a signal-to-noise ratio enhancing circuit 104, and finally the obtained transient voltage curve is shown in fig. 3 (a), and the transient voltage change curve within the time range of 10 mu s to 120s is obtained. The transient curve data is returned to the computer 101 for processing by a structural function method to obtain a corresponding time constant spectrum as shown in fig. 3 (b). The horizontal axis of the time constant spectrum TCS corresponds to the test time 120s of the transient curve and is expressed in a logarithmic coordinate form, and the vertical axis corresponds to the relative amplitude processed by the structural function method. In fig. 3 (b), there are two peaks, which indicate that there are two traps in the voltage curve to affect the transient variation, and the abscissa corresponding to the two peaks is the time constant of the two traps, and the time constants are named as DP1 and DP2 in sequence from small to large.

Claims (6)

1.一种采用微秒级瞬态曲线表征GaNHEMT器件陷阱参数的方法,其特征在于:1. A method for characterizing the trap parameters of a GaN HEMT device using microsecond transient curves, characterized by: 1)将被测器件置于温度为T1的恒温平台上,并与恒流源电路、漏压控制电路、栅压控制电路及放大电路相连接;其中漏压控制电路通过二极管负载与被测器件连接,栅压控制电路通过双极性晶体管与被测器件连接;计算机通过AD采集电路实现瞬态电压信号的实时采集,并通过放大电路和信噪比增强电路分别实现电压信号的放大及降噪处理;通过计算机设置填充阶段的栅源电压VGF、漏源电压VDF、填充时间t1,以及测试阶段的漏源电流IDM、测试时间t2,由计算机控制开始进行陷阱填充和测试过程;1) The device under test is placed on a constant temperature platform at a temperature of T1 and connected to a constant current source circuit, a drain voltage control circuit, a gate voltage control circuit, and an amplifier circuit. The drain voltage control circuit is connected to the device under test through a diode load, and the gate voltage control circuit is connected to the device under test through a bipolar transistor. A computer acquires transient voltage signals in real time through an AD acquisition circuit, and amplifies and reduces the voltage signals through an amplifier circuit and a signal-to-noise ratio enhancement circuit, respectively. The computer sets the gate-source voltage VGF , drain-source voltage VDF , and fill time t1 during the filling phase, as well as the drain-source current IDM and test time t2 during the test phase, and the computer controls the start of the trap filling and testing process. 2)在填充阶段由计算机控制漏压控制电路和栅压控制电路,对器件施加恒定脉宽t1的负栅源电压VGF和正漏源电压VDF以填充器件内部陷阱;2) During the filling phase, the computer controls the drain voltage control circuit and the gate voltage control circuit to apply a negative gate-source voltage VGF and a positive drain-source voltage VDF with a constant pulse width t1 to the device to fill the internal traps of the device; 3)填充时间t1结束后,通过计算机控制由双极性晶体管搭建的快速开关电路,实现栅压控制电路的快速切换,同时采用二极管作为负载减少切换过程中恒流源的建立时间,电路切换后对陷阱释放过程进行测试;在测试阶段,对器件施加0V栅源电压以保证被测器件处于导通状态,耗尽型器件阈值电压小于0 V,且器件栅源之间电势相同从而避免引入外加栅源电场的影响;同时施加恒定的漏源电流IDM,通过AD采集电路采集被测器件漏源电压随时间变化曲线,测试时间为t23) After the filling time t1 , a fast switching circuit constructed from bipolar transistors is controlled by a computer to achieve rapid switching of the gate voltage control circuit. A diode is used as a load to reduce the establishment time of the constant current source during the switching process. After the circuit is switched, the trap release process is tested. During the test phase, a 0V gate-source voltage is applied to the device to ensure that the device under test is in the on state. The threshold voltage of the depletion-type device is less than 0V, and the potential between the device gate and source is the same to avoid the influence of the external gate-source electric field. At the same time, a constant drain-source current IDM is applied, and the drain-source voltage of the device under test is collected over time through the AD acquisition circuit. The test time is t2 . 4)将步骤3)所获取的瞬态电压数据通过放大电路和信噪比增强电路分别进行放大和降噪处理,即得到瞬态电压响应曲线;将数据返回至计算机进行结构函数法处理,以获得相应的时间常数谱TCS;时间常数谱TCS的横轴对应瞬态电压响应曲线的测试时间t2,以对数坐标表示;纵轴为结构函数法处理后得到的陷阱相对幅值;从时间常数谱TCS中获取的峰值个数即为陷阱个数,峰值对应横坐标即为陷阱的时间常数。4) The transient voltage data obtained in step 3) is amplified and denoised by an amplifier circuit and a signal-to-noise ratio enhancement circuit, respectively, to obtain a transient voltage response curve; the data is returned to a computer for structure function processing to obtain a corresponding time constant spectrum TCS; the horizontal axis of the time constant spectrum TCS corresponds to the test time t2 of the transient voltage response curve and is expressed on a logarithmic scale; the vertical axis is the relative amplitude of the trap obtained after structure function processing; the number of peaks obtained from the time constant spectrum TCS is the number of traps, and the horizontal axis corresponding to the peak is the time constant of the trap. 2.根据权利要求1所述的表征GaNHEMT器件陷阱参数的方法,其特征在于:2. The method for characterizing the trap parameters of a GaN HEMT device according to claim 1, wherein: 所述陷阱填充阶段,施加在被测器件上的正漏源电压VDF范围为0 V~ 48 V,负栅源电压VGF范围为-10 V~ 0 V,填充时间t1范围为1ms ~30 s。In the trap filling stage, the positive drain-source voltage V DF applied to the device under test ranges from 0 V to 48 V, the negative gate-source voltage V GF ranges from -10 V to 0 V, and the filling time t1 ranges from 1 ms to 30 s. 3.根据权利要求1所述的表征GaNHEMT器件陷阱参数的方法,其特征在于:3. The method for characterizing the trap parameters of a GaN HEMT device according to claim 1, wherein: 所述陷阱填充阶段与测试阶段的切换时间控制在10 μs以内,栅压控制电路实现-10 V至0 V电压的切换。The switching time between the trap filling phase and the test phase is controlled within 10 μs, and the gate voltage control circuit realizes the switching of the voltage from -10 V to 0 V. 4.根据权利要求1所述的表征GaNHEMT器件陷阱参数的方法,其特征在于:4. The method for characterizing the trap parameters of a GaN HEMT device according to claim 1, wherein: 所述陷阱填充阶段与测试阶段的切换是通过双极性晶体管和二极管搭建的快速开关电路实现,在改变栅源电压的同时提供恒定漏源电流,开始采集瞬态漏源电压的变化。The switching between the trap filling phase and the test phase is achieved by a fast switching circuit constructed by bipolar transistors and diodes, which provides a constant drain-source current while changing the gate-source voltage and starts to collect changes in transient drain-source voltage. 5.根据权利要求1所述的表征GaNHEMT器件陷阱参数的方法,其特征在于:5. The method for characterizing the trap parameters of a GaN HEMT device according to claim 1, wherein: 所述测试阶段,施加在器件上的漏源电流IDM范围为0 ~ 300 mA,瞬态曲线采样精度可达1μs,测试时间t2范围为10μs ~ 300 s。During the test phase, the drain-source current I DM applied to the device ranges from 0 to 300 mA, the transient curve sampling accuracy can reach 1 μs, and the test time t 2 ranges from 10 μs to 300 s. 6.根据权利要求1所述的表征GaNHEMT器件陷阱参数的方法,其特征在于:6. The method for characterizing trap parameters of a GaN HEMT device according to claim 1, wherein: 表征的陷阱参数是陷阱的时间常数,表征方法是采集陷阱测试阶段器件的瞬态漏源电压曲线。The trap parameter to be characterized is the time constant of the trap, and the characterization method is to collect the transient drain-source voltage curve of the device during the trap test phase.
CN202310000307.0A 2023-01-03 2023-01-03 Method for representing trap parameters of GaNHEMT device by microsecond transient curve Active CN116047251B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202310000307.0A CN116047251B (en) 2023-01-03 2023-01-03 Method for representing trap parameters of GaNHEMT device by microsecond transient curve

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202310000307.0A CN116047251B (en) 2023-01-03 2023-01-03 Method for representing trap parameters of GaNHEMT device by microsecond transient curve

Publications (2)

Publication Number Publication Date
CN116047251A CN116047251A (en) 2023-05-02
CN116047251B true CN116047251B (en) 2025-08-15

Family

ID=86125013

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202310000307.0A Active CN116047251B (en) 2023-01-03 2023-01-03 Method for representing trap parameters of GaNHEMT device by microsecond transient curve

Country Status (1)

Country Link
CN (1) CN116047251B (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103616628A (en) * 2013-11-21 2014-03-05 北京工业大学 Method and device for measuring temperature rising and heat resistance of Schottky grid field effect transistor
CN105223488A (en) * 2015-10-21 2016-01-06 工业和信息化部电子第五研究所 The semi-conductor discrete device package quality detection method of structure based function and system

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8058810B2 (en) * 2009-05-07 2011-11-15 Linear Technology Corporation Method and system for high efficiency, fast transient multi-channel LED driver
CN109061429B (en) * 2018-06-22 2021-02-02 北京工业大学 A method for characterizing trap parameters in GaN HEMT devices using transient voltage response

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103616628A (en) * 2013-11-21 2014-03-05 北京工业大学 Method and device for measuring temperature rising and heat resistance of Schottky grid field effect transistor
CN105223488A (en) * 2015-10-21 2016-01-06 工业和信息化部电子第五研究所 The semi-conductor discrete device package quality detection method of structure based function and system

Also Published As

Publication number Publication date
CN116047251A (en) 2023-05-02

Similar Documents

Publication Publication Date Title
CN109061429B (en) A method for characterizing trap parameters in GaN HEMT devices using transient voltage response
CN106199366B (en) A kind of method of power MOS (Metal Oxide Semiconductor) device temperature measurement on-line
CN116165504B (en) A method for detecting and correcting threshold voltage drift of gallium nitride transistors
CN106443401A (en) Power MOS device temperature rise and thermal resistance component test device and method
CN102338846A (en) A Reliability Evaluation Method for GaN-Based HEMT Devices
CN112560381B (en) Gallium nitride-based high electron mobility transistor simulation method, device and storage medium
CN116362035B (en) A simulation modeling method for substrate bias effect of silicon-based GaN HEMT devices
CN117907786A (en) Trap characterization method of SiC MOSFET device based on transient current change
CN116047251B (en) Method for representing trap parameters of GaNHEMT device by microsecond transient curve
CN119881575A (en) Microsecond device damage positioning system based on transient voltage method
CN116626460B (en) A method for determining the two-dimensional electron gas area density of GaN transistors with nanometer-sized gate lengths
Liu et al. On the Abnormal Reduction and Recovery of Dynamic R ON Under UIS Stress in Schottky p-GaN Gate HEMTs
Benvegnù et al. Non-linear electro-thermal AlGaN/GaN model including large-signal dynamic thermal-trapping effects
CN118294776A (en) Semiconductor device trap intensity test characterization device
CN109522617B (en) Novel extraction method for degraded average activation energy of AlGaN/GaNHEMT device
CN107153157B (en) Dipulse Sofe Switch method of testing distinguishes the surface GaN HEMT and buffer layer current collapse
CN107703431A (en) Device surface state trap measuring method based on changeable frequency pulse technique
CN117665520A (en) Transient current-based semiconductor device fast interface state characterization method
CN116047252B (en) A precise measurement method for trap parameters of heterogeneous semiconductor devices
Tomé et al. A transient two-tone RF method for the characterization of electron trapping capture and emission dynamics in GaN HEMTs
Benvegnù Trapping and Reliability investigations in GaN-based HEMTs
CN115932529A (en) A method for characterizing the trap location distribution of GaN HEMT devices by using the amplitude response
Beleniotis et al. Simulating drain lag of GaN HEMTs with physics-based ASM model
CN110673009B (en) Grid leakage short circuit and grid voltage supply device for measuring SiC MOS thermal resistance under high voltage
CN102565660A (en) An ultra-high-speed Id-Vg test method applied to MOSFETs devices

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
CB03 Change of inventor or designer information

Inventor after: Pan Shijie

Inventor after: Feng Shiwei

Inventor after: Li Xuan

Inventor after: Bai Kun

Inventor after: Lu Xiaozhuang

Inventor before: Feng Shiwei

Inventor before: Pan Shijie

Inventor before: Li Xuan

Inventor before: Bai Kun

Inventor before: Lu Xiaozhuang

CB03 Change of inventor or designer information
GR01 Patent grant
GR01 Patent grant