CN114816260B - A parallel file storage system and method - Google Patents
A parallel file storage system and method Download PDFInfo
- Publication number
- CN114816260B CN114816260B CN202210513731.0A CN202210513731A CN114816260B CN 114816260 B CN114816260 B CN 114816260B CN 202210513731 A CN202210513731 A CN 202210513731A CN 114816260 B CN114816260 B CN 114816260B
- Authority
- CN
- China
- Prior art keywords
- module
- parallel
- memory
- file storage
- electrically connected
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0638—Organizing or formatting or addressing of data
- G06F3/0643—Management of files
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/061—Improving I/O performance
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
- G06F3/0656—Data buffering arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Human Computer Interaction (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
Abstract
Description
本发明涉及文件储存技术领域,具体为一种并行文件存储系统及方法。The present invention relates to the technical field of file storage, and in particular to a parallel file storage system and method.
背景技术Background Art
随着计算机应用领域的不断扩大,处理的信息量越来越多,并且现代计算机的I/O设备也在不断增加,因此,提高访存的速度已经成为了迫不及待的任务,以及大量的文件,需要储存至计算机终端内。With the continuous expansion of computer application fields, the amount of information processed is increasing, and the I/O devices of modern computers are also increasing. Therefore, improving the speed of memory access has become an urgent task, and a large number of files need to be stored in computer terminals.
并行文件系统是对象存储服务提供的一种经过优化的高性能文件系统,提供毫秒级别访问时延,TB/s级别带宽和百万级别的IOPS,能够快速处理高性能计算(HPC)工作负载,且CPU与存储之间的速度常常是不匹配的,数据存取常常成为计算瓶颈。解决这个问题一方面可以通过提高速度来解决,另一个方面可以通过优化存储结构来解决。The parallel file system is an optimized high-performance file system provided by the object storage service. It provides millisecond-level access latency, TB/s-level bandwidth, and millions of IOPS. It can quickly process high-performance computing (HPC) workloads. The speed between the CPU and storage is often mismatched, and data access often becomes a computing bottleneck. This problem can be solved by increasing the speed on the one hand, and optimizing the storage structure on the other.
现今的并行文件存储系统及方法,大多都是采用双端口的存储器,来达到并行文件储存的目的,但储存的存取周期较长,导致并行文件存储较慢,还会导致读取过程中,经常出现读取错误情况。Most of the current parallel file storage systems and methods use dual-port memories to achieve the purpose of parallel file storage, but the storage access cycle is long, resulting in slow parallel file storage and frequent read errors during the reading process.
为此,提出一种并行文件存储系统及方法。To this end, a parallel file storage system and method are proposed.
发明内容Summary of the invention
本发明的目的在于提供一种并行文件存储系统及方法,以解决上述背景技术中提出现今的并行文件存储系统及方法,大多都是采用双端口的存储器,来达到并行文件储存的目的,但储存的存取周期较长,导致并行文件存储较慢,还会导致读取过程中,经常出现读取错误情况的问题。The object of the present invention is to provide a parallel file storage system and method to solve the problem mentioned in the above background technology that most of the current parallel file storage systems and methods use dual-port memories to achieve the purpose of parallel file storage, but the storage access cycle is long, resulting in slow parallel file storage and frequent reading errors during the reading process.
为实现上述目的,本发明提供如下技术方案:一种并行文件存储系统及方法,包括并行文件存储模块,所述并行文件存储系统的输出端电性连接有并行文件存储优化模组,所述并行文件存储优化模组的输出一端电性连接有并行存储器模块,且并行文件存储优化模组的输出另一端电性连接有采用分层存储模块,并且并行文件存储优化模组的输出另一端电性连接有增添缓冲器模块,所述并行存储器模块的输出一端电性连接有存储器字长增加模块,且并行存储器模块的输出另一端电性连接有存储体个数增加模块,所述存储器字长增加模块和存储体个数增加模块的输出端电性连接有并行访问存储器。To achieve the above-mentioned purpose, the present invention provides the following technical solutions: a parallel file storage system and method, comprising a parallel file storage module, the output end of the parallel file storage system is electrically connected to a parallel file storage optimization module, one output end of the parallel file storage optimization module is electrically connected to a parallel memory module, and the other output end of the parallel file storage optimization module is electrically connected to a hierarchical storage module, and the other output end of the parallel file storage optimization module is electrically connected to an additional buffer module, one output end of the parallel memory module is electrically connected to a memory word length increase module, and the other output end of the parallel memory module is electrically connected to a storage body number increase module, and the output ends of the memory word length increase module and the storage body number increase module are electrically connected to a parallel access memory.
优选的,所述并行存储器模块分为空间并行类型和时间并行类型。Preferably, the parallel memory modules are divided into space parallel type and time parallel type.
优选的,所述并行存储器模块的一端设置有双端口存储器,且并行存储器模块的另一端设置有多存储模块并行储存器。Preferably, a dual-port memory is provided at one end of the parallel memory module, and a multi-memory module parallel memory is provided at the other end of the parallel memory module.
优选的,所述多存储模块并行储存器由多个存储体组成。Preferably, the multi-storage module parallel storage is composed of multiple storage bodies.
优选的,所述增添缓冲器模块的输出另一端电性连接有设置各种缓冲器。Preferably, the other output end of the added buffer module is electrically connected to various buffers.
优选的,所述设置各种缓冲器为通用寄存器。Preferably, the various buffers are set as general registers.
优选的,所述存储体个数增加模块包括交叉访问存储器和无冲突访问存储器。Preferably, the storage body number increasing module includes a cross-access memory and a conflict-free access memory.
优选的,所述交叉访问存储器包括低位交叉模块和高位交叉模块。Preferably, the cross-access memory includes a low-order cross-access module and a high-order cross-access module.
与现有技术相比,本发明的有益效果是:Compared with the prior art, the present invention has the following beneficial effects:
1.并行文件存储模块,并行文件存储系统的输出端电性连接有并行文件存储优化模组,并行文件存储优化模组的输出一端电性连接有并行存储器模块,且并行文件存储优化模组的输出另一端电性连接有采用分层存储模块,并且并行文件存储优化模组的输出另一端电性连接有增添缓冲器模块,并行存储器模块的输出一端电性连接有存储器字长增加模块,且并行存储器模块的输出另一端电性连接有存储体个数增加模块,存储器字长增加模块和存储体个数增加模块的输出端电性连接有并行访问存储器,并行存储器模块分为空间并行类型和时间并行类型,并行存储器模块的一端设置有双端口存储器,且并行存储器模块的另一端设置有多存储模块并行储存器,多存储模块并行储存器由多个存储体组成,增添缓冲器模块的输出另一端电性连接有设置各种缓冲器,设置各种缓冲器为通用寄存器,存储体个数增加模块包括交叉访问存储器和无冲突访问存储器,交叉访问存储器包括低位交叉模块和高位交叉模块,以并行存储器模块、采用分层存储模块和增添缓冲器模块,作为将并行文件存储优化模组内存储进行优化的主要方式,利用并行存储器模块,先一步增加并行文件的储存访问量,此外通过分支处的采用分层存储模块和增添缓冲器模块,将分层存储模块内的在线数据进一步分层,在更为科学的概念下,对数据信息存放进行保证,可作为独立的高性能存储系统用于I/O访问频繁的企业应用环境,而通过串联电性连接的增添缓冲器模块,可用于传送和暂存数据,参与算术逻辑运算,并保存运算结果,极大增加服务器的运算功率,避免出现存储堵塞情况,此外配合着并行存储器模块内的存储器字长增加模块和存储体个数增加模块,快速增加储存的访问量,改善并行访问存储器,增加并行文件的储存效率,并配合着存储体个数增加模块内的交叉访问存储器和无冲突访问存储器,通过交叉访问存储器将存储体的奇数地址和偶数地址部分分开,用于补偿DRAM等存储器相对较慢的读写速度,交叉存储将连续信息分散到各个块中,从而提高读写存储效率,而交叉访问存储器则包括有低位交叉模块和高位交叉模块,通过低位交叉模块中的交叉访问并行存储器连续地址分布在相邻的不同模块中,可以实现多模块并行存取,提高存储器带宽,以及高位交叉程序内的访问地址按顺序分配给各个模块,某个模块工作的时候其他模块不工作,进行并行文件储存的调控。1. A parallel file storage module, wherein the output end of the parallel file storage system is electrically connected to a parallel file storage optimization module, one output end of the parallel file storage optimization module is electrically connected to a parallel memory module, and the other output end of the parallel file storage optimization module is electrically connected to a hierarchical storage module, and the other output end of the parallel file storage optimization module is electrically connected to an additional buffer module, one output end of the parallel memory module is electrically connected to a memory word length increase module, and the other output end of the parallel memory module is electrically connected to a memory body number increase module, the output ends of the memory word length increase module and the memory body number increase module are electrically connected to a parallel access memory, and the parallel memory module is divided into a spatial parallel type and a temporal parallel type. Parallel type, one end of the parallel memory module is provided with a dual-port memory, and the other end of the parallel memory module is provided with a multi-memory module parallel memory, the multi-memory module parallel memory is composed of a plurality of memory bodies, the other end of the output of the added buffer module is electrically connected to various buffers, and the various buffers are set as general registers. The memory body number increase module includes a cross-access memory and a conflict-free access memory, and the cross-access memory includes a low-order cross-module and a high-order cross-module. The parallel memory module, the hierarchical storage module and the added buffer module are used as the main method for optimizing the storage in the parallel file storage optimization module, and the parallel memory module is used to increase the storage access of the parallel file in advance. In addition, by using layered storage modules and adding buffer modules at the branch, the online data in the layered storage module is further layered, and the data information storage is guaranteed under a more scientific concept. It can be used as an independent high-performance storage system for enterprise application environments with frequent I/O access, and the added buffer module connected in series can be used to transmit and temporarily store data, participate in arithmetic and logical operations, and save the results of operations, greatly increasing the computing power of the server and avoiding storage congestion. In addition, in conjunction with the memory word length increase module and the storage body number increase module in the parallel memory module, the storage access volume is quickly increased, the parallel access memory is improved, the storage efficiency of parallel files is increased, and in conjunction with the storage The number of bodies increases the cross-access memory and conflict-free access memory in the module. The odd and even address parts of the storage body are separated by the cross-access memory to compensate for the relatively slow read and write speeds of memories such as DRAM. The cross-storage disperses continuous information into each block, thereby improving the read and write storage efficiency. The cross-access memory includes a low-order cross-module and a high-order cross-module. The cross-access parallel memory continuous addresses in the low-order cross-module are distributed in different adjacent modules, which can realize multi-module parallel access and improve the memory bandwidth. The access addresses in the high-order cross program are sequentially allocated to each module. When a module is working, other modules are not working, and parallel file storage is regulated.
附图说明BRIEF DESCRIPTION OF THE DRAWINGS
图1为本发明中央控制系统图;FIG1 is a diagram of a central control system of the present invention;
图2为本发明并行存储器模块系统图;FIG2 is a system diagram of a parallel memory module of the present invention;
图3为本发明存储体个数增加模块系统图。FIG. 3 is a system diagram of a module for increasing the number of storage bodies according to the present invention.
具体实施方式DETAILED DESCRIPTION
下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。The following will be combined with the drawings in the embodiments of the present invention to clearly and completely describe the technical solutions in the embodiments of the present invention. Obviously, the described embodiments are only part of the embodiments of the present invention, not all of the embodiments. Based on the embodiments of the present invention, all other embodiments obtained by ordinary technicians in this field without creative work are within the scope of protection of the present invention.
为了更好的理解上述技术方案,下面将结合说明书附图以及具体的实施方式对上述技术方案进行详细的说明。In order to better understand the above technical solution, the above technical solution will be described in detail below in conjunction with the accompanying drawings and specific implementation methods.
请参阅图1至图3,本发明提供一种并行文件存储系统及方法技术方案:Please refer to Figures 1 to 3, the present invention provides a parallel file storage system and method technical solution:
并行文件存储模块,并行文件存储系统的输出端电性连接有并行文件存储优化模组,并行文件存储优化模组的输出一端电性连接有并行存储器模块,且并行文件存储优化模组的输出另一端电性连接有采用分层存储模块,并且并行文件存储优化模组的输出另一端电性连接有增添缓冲器模块,并行存储器模块的输出一端电性连接有存储器字长增加模块,且并行存储器模块的输出另一端电性连接有存储体个数增加模块,存储器字长增加模块和存储体个数增加模块的输出端电性连接有并行访问存储器,并行存储器模块分为空间并行类型和时间并行类型,并行存储器模块的一端设置有双端口存储器,且并行存储器模块的另一端设置有多存储模块并行储存器,多存储模块并行储存器由多个存储体组成,增添缓冲器模块的输出另一端电性连接有设置各种缓冲器,设置各种缓冲器为通用寄存器,存储体个数增加模块包括交叉访问存储器和无冲突访问存储器,交叉访问存储器包括低位交叉模块和高位交叉模块,以并行存储器模块、采用分层存储模块和增添缓冲器模块,作为将并行文件存储优化模组内存储进行优化的主要方式,利用并行存储器模块,先一步增加并行文件的储存访问量,此外通过分支处的采用分层存储模块和增添缓冲器模块,将分层存储模块内的在线数据进一步分层,在更为科学的概念下,对数据信息存放进行保证,可作为独立的高性能存储系统用于I/O访问频繁的企业应用环境,而通过串联电性连接的增添缓冲器模块,可用于传送和暂存数据,参与算术逻辑运算,并保存运算结果,极大增加服务器的运算功率,避免出现存储堵塞情况,此外配合着并行存储器模块内的存储器字长增加模块和存储体个数增加模块,快速增加储存的访问量,改善并行访问存储器,增加并行文件的储存效率,并配合着存储体个数增加模块内的交叉访问存储器和无冲突访问存储器,通过交叉访问存储器将存储体的奇数地址和偶数地址部分分开,用于补偿DRAM等存储器相对较慢的读写速度,交叉存储将连续信息分散到各个块中,从而提高读写存储效率,而交叉访问存储器则包括有低位交叉模块和高位交叉模块,通过低位交叉模块中的交叉访问并行存储器,将连续地址分布在相邻的不同模块中,可以实现多模块并行存取,提高存储器带宽,以及高位交叉程序内的访问地址按顺序分配给各个模块,某个模块工作的时候其他模块不工作,进行并行文件储存的调控。A parallel file storage module, the output end of the parallel file storage system is electrically connected to a parallel file storage optimization module, one end of the output of the parallel file storage optimization module is electrically connected to a parallel memory module, and the other end of the output of the parallel file storage optimization module is electrically connected to a hierarchical storage module, and the other end of the output of the parallel file storage optimization module is electrically connected to an added buffer module, one end of the output of the parallel memory module is electrically connected to a memory word length increase module, and the other end of the output of the parallel memory module is electrically connected to a memory body number increase module, the output ends of the memory word length increase module and the memory body number increase module are electrically connected to a parallel access memory, and the parallel memory module is divided into a spatial parallel type and a temporal parallel type. Type, one end of the parallel memory module is provided with a dual-port memory, and the other end of the parallel memory module is provided with a multi-memory module parallel memory, the multi-memory module parallel memory is composed of a plurality of memory bodies, the other end of the output of the added buffer module is electrically connected to various buffers, and the various buffers are set as general registers. The memory body number increase module includes a cross-access memory and a conflict-free access memory, and the cross-access memory includes a low-order cross-module and a high-order cross-module. The parallel memory module, the hierarchical storage module and the added buffer module are used as the main method for optimizing the storage in the parallel file storage optimization module, and the parallel memory module is used to increase the storage access of the parallel file in advance. In addition By adopting hierarchical storage modules and adding buffer modules at the branch, the online data in the hierarchical storage module is further hierarchical. Under a more scientific concept, the data information storage is guaranteed. It can be used as an independent high-performance storage system for enterprise application environments with frequent I/O access. The added buffer module connected in series can be used to transmit and temporarily store data, participate in arithmetic and logical operations, and save the operation results, which greatly increases the computing power of the server and avoids storage congestion. In addition, in conjunction with the memory word length increase module and the storage body number increase module in the parallel memory module, the storage access volume is quickly increased, the parallel access memory is improved, the storage efficiency of parallel files is increased, and in conjunction with the storage body number increase module, the storage word length increase module and the storage body number increase module in the parallel memory module are used to increase the storage word length increase module and the storage body number increase module in the parallel memory module. The cross-access memory and conflict-free access memory in the number-increasing module are used to separate the odd and even address parts of the storage body through the cross-access memory to compensate for the relatively slow read and write speeds of memories such as DRAM. The cross-storage disperses continuous information into various blocks, thereby improving the read and write storage efficiency. The cross-access memory includes a low-order cross-module and a high-order cross-module. Through the cross-access parallel memory in the low-order cross-module, the continuous addresses are distributed in different adjacent modules, which can realize multi-module parallel access and improve the memory bandwidth. The access addresses in the high-order cross program are sequentially assigned to each module. When a module is working, other modules are not working, and parallel file storage is regulated.
使用方法:用户在进行并行文件存储时,会先文件传输调控至并行文件存储优化模组内,利用并行存储器模块,先一步增加并行文件的储存访问量,此外通过分支处的采用分层存储模块和增添缓冲器模块,将分层存储模块内的在线数据进一步分层,在更为科学的概念下,对数据信息存放进行保证,可作为独立的高性能存储系统用于I/O访问频繁的企业应用环境,而通过串联电性连接的增添缓冲器模块,可用于传送和暂存数据,参与算术逻辑运算,并保存运算结果,极大增加服务器的运算功率,避免出现存储堵塞情况,通过低位交叉模块中的交叉访问并行存储器连续地址分布在相邻的不同模块中,可以实现多模块并行存取,提高存储器带宽,以及高位交叉程序内的访问地址按顺序分配给各个模块,某个模块工作的时候其他模块不工作,进行并行文件储存的调控,此外配合着并行存储器模块内的存储器字长增加模块和存储体个数增加模块,快速增加储存的访问量,改善并行访问存储器,增加并行文件的储存效率。Usage: When users perform parallel file storage, they will first transfer and control the file to the parallel file storage optimization module, and use the parallel memory module to increase the storage access of parallel files. In addition, by using the layered storage module and adding the buffer module at the branch, the online data in the layered storage module is further layered. Under a more scientific concept, the storage of data information is guaranteed. It can be used as an independent high-performance storage system for enterprise application environments with frequent I/O access. The added buffer module connected in series can be used to transmit and temporarily store data, participate in arithmetic and logical operations, and save the results of operations, greatly increasing the computing power of the server and avoiding storage congestion. Through the cross-access parallel memory continuous addresses in the low-order cross module, the continuous addresses are distributed in different adjacent modules, which can realize multi-module parallel access and improve the memory bandwidth. The access addresses in the high-order cross program are sequentially allocated to each module. When a module is working, other modules do not work, and parallel file storage is regulated. In addition, with the memory word length increase module and the storage body number increase module in the parallel memory module, the storage access volume is quickly increased, the parallel access memory is improved, and the storage efficiency of parallel files is increased.
以上,仅为本发明较佳的具体实施方式,但本发明的保护范围并不局限于此,任何熟悉本技术领域的技术人员在本发明揭露的技术范围内,根据本发明的技术方案及其发明构思加以等同替换或改变,都应涵盖在本发明的保护范围之内。The above are only preferred specific implementation modes of the present invention, but the protection scope of the present invention is not limited thereto. Any technician familiar with the technical field can make equivalent replacements or changes according to the technical solutions and inventive concepts of the present invention within the technical scope disclosed by the present invention, which should be covered by the protection scope of the present invention.
Claims (3)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210513731.0A CN114816260B (en) | 2022-05-11 | 2022-05-11 | A parallel file storage system and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210513731.0A CN114816260B (en) | 2022-05-11 | 2022-05-11 | A parallel file storage system and method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN114816260A CN114816260A (en) | 2022-07-29 |
| CN114816260B true CN114816260B (en) | 2024-11-05 |
Family
ID=82513282
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210513731.0A Active CN114816260B (en) | 2022-05-11 | 2022-05-11 | A parallel file storage system and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114816260B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109388344A (en) * | 2018-09-29 | 2019-02-26 | 西安微电子技术研究所 | A kind of dual-port SRAM access control system and method for intersecting addressing based on bandwidth expansion |
| CN110007850A (en) * | 2018-01-04 | 2019-07-12 | 澜起科技股份有限公司 | Memory Controller and method for accessing to memory module |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9778856B2 (en) * | 2012-08-30 | 2017-10-03 | Microsoft Technology Licensing, Llc | Block-level access to parallel storage |
| CN111274163B (en) * | 2020-03-27 | 2024-11-26 | 西安紫光国芯半导体有限公司 | Dual in-line memory module device of storage-level memory and cache method thereof |
-
2022
- 2022-05-11 CN CN202210513731.0A patent/CN114816260B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110007850A (en) * | 2018-01-04 | 2019-07-12 | 澜起科技股份有限公司 | Memory Controller and method for accessing to memory module |
| CN109388344A (en) * | 2018-09-29 | 2019-02-26 | 西安微电子技术研究所 | A kind of dual-port SRAM access control system and method for intersecting addressing based on bandwidth expansion |
Also Published As
| Publication number | Publication date |
|---|---|
| CN114816260A (en) | 2022-07-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5379358B2 (en) | Multi-level memory architecture with data prioritization | |
| US11693809B2 (en) | Asymmetric read / write architecture for enhanced throughput and reduced latency | |
| CN114661651B (en) | Data access method and system | |
| CN111399757B (en) | Memory system and method of operation thereof | |
| JP2020166828A (en) | Technology for providing a scalable architecture for performing computational operations in memory | |
| US12524343B2 (en) | Computing node cluster, data aggregation method, and related device | |
| CN113900818A (en) | DDR memory data read-write scheduling method and device | |
| CN118567904A (en) | Data read request processing method and device, electronic equipment and storage medium | |
| US7114054B2 (en) | Systems and methods for increasing transaction entries in a hardware queue | |
| CN112988647A (en) | TileLink bus-to-AXI 4 bus conversion system and method | |
| US20230244598A1 (en) | Memory access statistics monitoring | |
| CN105912270A (en) | PM-oriented memory access request analysis apparatus and method | |
| US12265724B2 (en) | Data access ordering for writing-to or reading-from memory devices | |
| CN118152310A (en) | PCIe AXI bridge-based write data storage, search and transmission processing method and system | |
| CN111694513B (en) | Memory device and method including a circular instruction memory queue | |
| CN107766002A (en) | A Virtual Hybrid File System Based on Hybrid Storage Devices | |
| CN114816260B (en) | A parallel file storage system and method | |
| US5895496A (en) | System for an method of efficiently controlling memory accesses in a multiprocessor computer system | |
| CN106293491B (en) | The processing method and Memory Controller Hub of write request | |
| CN116560560A (en) | Method and related device for storing data | |
| WO2021139733A1 (en) | Memory allocation method and device, and computer readable storage medium | |
| CN117909283A (en) | System and method for realizing communication between multiprocessor cores based on programmable logic gate circuit | |
| CN118426707A (en) | A storage device and data processing method thereof | |
| US12189958B2 (en) | Accessing memory devices via switchable channels | |
| CN115079944A (en) | Method and device for improving performance of solid state disk and electronic equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |