[go: up one dir, main page]

CN1143371C - Molded plastic type semiconductor device and its manufacturing process - Google Patents

Molded plastic type semiconductor device and its manufacturing process Download PDF

Info

Publication number
CN1143371C
CN1143371C CNB961805552A CN96180555A CN1143371C CN 1143371 C CN1143371 C CN 1143371C CN B961805552 A CNB961805552 A CN B961805552A CN 96180555 A CN96180555 A CN 96180555A CN 1143371 C CN1143371 C CN 1143371C
Authority
CN
China
Prior art keywords
semiconductor chip
leads
die pad
mold
lead
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB961805552A
Other languages
Chinese (zh)
Other versions
CN1242105A (en
Inventor
��ľ����
宫木美典
铃木博通
铃木一成
西田隆文
ʿ
伊藤富士夫
坪崎邦宏
龟冈昭彦
西邦彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Hitachi Solutions Technology Ltd
Original Assignee
Hitachi Ltd
Hitachi ULSI Systems Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Hitachi ULSI Systems Co Ltd filed Critical Hitachi Ltd
Priority to CNB961805552A priority Critical patent/CN1143371C/en
Publication of CN1242105A publication Critical patent/CN1242105A/en
Application granted granted Critical
Publication of CN1143371C publication Critical patent/CN1143371C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H10W72/90
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/4554Coating
    • H01L2224/45599Material
    • H01L2224/4569Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H10W72/07352
    • H10W72/07353
    • H10W72/321
    • H10W72/332
    • H10W72/522
    • H10W72/536
    • H10W72/5363
    • H10W72/5449
    • H10W72/5522
    • H10W72/5524
    • H10W72/59
    • H10W72/884
    • H10W72/932
    • H10W72/9445
    • H10W74/00
    • H10W90/736
    • H10W90/756

Landscapes

  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

一种制造树脂密封半导体器件的方法,所说半导体器件中管芯垫具有小于安装于管芯垫主表面上的半导体芯片的面积,半导体芯片和管芯垫密封在模制树脂体中。半导体芯片和管芯垫设置于模具的凹腔中,使管芯垫背面和凹腔的相对内表面间的间距比半导体芯片主表面和凹腔的相对内表面间的间距窄相当于管芯垫厚度的距离。通过中部浇口同时向凹腔内注入树脂,从而模制树脂体。于是半导体芯片不会因注入到芯片背侧空间的树脂而向上移动。因此,由于防止了半导体芯片、键合线等暴露于模制树脂体外的缺陷,所以可以提高树脂密封半导体器件的成品率。

A method of manufacturing a resin-sealed semiconductor device in which a die pad has an area smaller than that of a semiconductor chip mounted on a main surface of the die pad, the semiconductor chip and the die pad being sealed in a molded resin body. The semiconductor chip and the die pad are arranged in the cavity of the mold so that the distance between the back of the die pad and the opposite inner surface of the cavity is narrower than the distance between the main surface of the semiconductor chip and the opposite inner surface of the cavity. thickness distance. The resin body is molded by simultaneously injecting resin into the cavity through the middle gate. Then the semiconductor chip does not move upward due to the resin injected into the space on the back side of the chip. Therefore, the yield of resin-sealed semiconductor devices can be improved since defects in which semiconductor chips, bonding wires, and the like are exposed outside the molding resin body are prevented.

Description

模制塑料型半导体器件及其制造工艺Molded plastic type semiconductor device and its manufacturing process

本发明涉及一种模制塑料型半导体器件,特别涉及一种利用转移模塑法制造的模制塑料型半导体器件及可有效在应用于制造该器件的工艺技术。The present invention relates to a molded plastic type semiconductor device, in particular to a molded plastic type semiconductor device manufactured by transfer molding and a process technology which can be effectively applied to manufacture the device.

模制塑料型半导体器件是通过以下步骤制造的:在通过支撑引线支撑于引线框框体上的管芯垫(也称为托板)的芯片安装表面上安装半导体芯片;通过键合线电连接设置于半导体芯片主表面上的外部端子与支撑于引线框框体上的引线的内段;用塑料模密封半导体芯片、管芯垫、支撑引线、引线的内段、键合线等;从引线框的框体上切割支撑引线和引线的外段;然后将引线的外段成形为预定形状。Molded plastic type semiconductor devices are manufactured by mounting a semiconductor chip on the chip mounting surface of a die pad (also called a pallet) supported on a lead frame body by supporting leads; External terminals on the main surface of the semiconductor chip and the inner section of the lead supported on the lead frame body; sealing the semiconductor chip, die pad, support lead, inner section of the lead, bonding wire, etc. with a plastic mold; from the lead frame Cutting the supporting lead and the outer section of the lead on the frame; then forming the outer section of the lead into a predetermined shape.

上述模制塑料型半导体器件的塑料模根据适于批量生产的转移模塑法制造。具体说,已经过前面各步骤(管芯键合步骤和引线键合步骤)的引线框设置于模具的上部和下部之间,同时在模具的凹腔内设置半导体芯片、管芯垫、支撑引线和引线的内段及键合线。然后在压力下,通过其流道和浇口从模具槽将树脂浇入到凹腔内,从而制造塑料模。The above-mentioned plastic mold for molding a plastic type semiconductor device is manufactured according to transfer molding suitable for mass production. Specifically, the lead frame that has gone through the previous steps (die bonding step and wire bonding step) is placed between the upper and lower parts of the mold, while the semiconductor chip, die pad, supporting lead are placed in the cavity of the mold And the inner section of the lead wire and the bonding wire. The plastic mold is then created by pouring resin from the mold slots into the cavities under pressure through its runners and gates.

在上述塑料模制造步骤中,为了抑制在凹腔内填充树脂的失效,换言之,抑制空洞的产生,已尝试通过将半导体芯片2和管芯垫3A设置于凹腔11内,如图16(示意剖面图)所示,以便使从半导体芯片2的主表面到与该主表面相对的凹腔11的内壁表面的距离L1,等于从管芯垫3A的背面到与该背面相对的凹腔11的内壁表面的距离L2,使流入到半导体芯片2的主表面侧上的填充区11A的树脂的流动性等于流到半导体芯片2的背面侧上的填充区域11B的树脂的流动性。此外,还已尝试通过采用在引线框3之上和之下延伸的中心浇口12(也称为垂直浇口)作为控制浇入凹腔2的树脂量的浇口,将树脂同时填充到半导体芯片2的主表面侧上的填充区11A和背面侧上的填充区11B内、In the above-mentioned plastic mold manufacturing steps, in order to suppress the failure of filling the resin in the cavity, in other words, to suppress the generation of voids, it has been tried by disposing the semiconductor chip 2 and the die pad 3A in the cavity 11 as shown in FIG. 16 (schematically). sectional view) so that the distance L1 from the main surface of the semiconductor chip 2 to the inner wall surface of the cavity 11 opposite to the main surface is equal to the distance L1 from the back surface of the die pad 3A to the cavity 11 opposite to the back surface. The distance L2 of the inner wall surface is such that the fluidity of the resin flowing into the filling region 11A on the main surface side of the semiconductor chip 2 is equal to the fluidity of the resin flowing into the filling region 11B on the back side of the semiconductor chip 2 . In addition, it has also been attempted to simultaneously fill the resin into the semiconductor cavity 2 by using a center gate 12 (also called a vertical gate) extending above and below the lead frame 3 as a gate for controlling the amount of resin poured into the cavity 2 . In the filled region 11A on the main surface side and the filled region 11B on the back side of the chip 2,

在上述模制塑料型半导体器件中,用塑料模密封管芯垫及半导体芯片,这样塑料模中所含水趋于聚集于管芯垫的背面内。聚集于管芯垫背面的水分借温度周期试验所产生的热或封装时产生的热蒸发并膨胀,并变为塑料模龟裂(封装龟裂)的原因,其中所说温度周期试验是一种在完成了产品后进行的环境试验。In the above-mentioned molded plastic type semiconductor device, the die pad and the semiconductor chip are sealed with the plastic mold, so that water contained in the plastic mold tends to collect in the back surface of the die pad. Moisture accumulated on the back of the die pad evaporates and expands due to the heat generated by the temperature cycle test or the heat generated during packaging, and becomes the cause of plastic mold cracks (package cracks), where the temperature cycle test is a Environmental tests performed after completion of the product.

为了克服这种技术问题,日本专利特许公开昭63-204753公开了一种技术,使管芯垫的面积小于半导体芯片的面积,利用该技术,可以抑制塑料模的树脂中的水聚集于管芯垫背面的现象。所以可以防止由于管芯垫背面中的水分蒸发和膨胀造成的塑料模龟裂(封装龟裂)。In order to overcome this technical problem, Japanese Patent Laid-Open No. Sho 63-204753 discloses a technology that makes the area of the die pad smaller than that of the semiconductor chip, and by using this technology, it is possible to suppress the accumulation of water in the resin of the plastic mold on the die. Phenomenon on the back of the pad. Therefore, plastic mold cracking (package cracking) due to moisture evaporation and expansion in the backside of the die pad can be prevented.

如图17(示意剖面图)所示,在使管芯垫3A的面积小于半导体芯片2的面积时,半导体芯片2背面侧上的填充区11B因而变得较宽,这使得在半导体芯片2背面侧上的填充区11B内流动的树脂的流动性,高于在半导体芯片2的主表面侧的填充区11A中流动的树脂的流动性。换言之,半导体芯片2背面侧上填充区11B的树脂填充早于半导体芯片2主表面侧上填充区11A的树脂填充完成。如图18(示意剖面图)所示,填充于半导体芯片2背面侧上的填充区11B的树脂1A向上顶起半导体芯片2,导致半导体芯片2、键合线等从塑料模中显现,进而导致了模制塑料型半导体器件的成品率显著下降。As shown in FIG. 17 (schematic cross-sectional view), when the area of the die pad 3A is made smaller than the area of the semiconductor chip 2, the filling region 11B on the back side of the semiconductor chip 2 thus becomes wider, which makes the area on the back side of the semiconductor chip 2 wider. The fluidity of the resin flowing in the filled region 11B on the side is higher than the fluidity of the resin flowing in the filled region 11A on the main surface side of the semiconductor chip 2 . In other words, the resin filling of the filling region 11B on the back surface side of the semiconductor chip 2 is completed earlier than the resin filling of the filling region 11A on the main surface side of the semiconductor chip 2 . As shown in FIG. 18 (schematic sectional view), the resin 1A filled in the filling region 11B on the back side of the semiconductor chip 2 pushes up the semiconductor chip 2, causing the semiconductor chip 2, bonding wires, etc. to emerge from the plastic mold, thereby causing The yield of molded plastic type semiconductor devices is significantly reduced.

另一方面,在采用QFP(四方扁平封装)结构的树脂模制型半导体器件中,在半导体芯片角部的外部区域设置有支撑引线,同时在半导体芯片每个侧边的外部区域上设置有多个引线和多个键合线。换言之,半导体芯片角部的外部区域比半导体芯片每个侧边的外部区域更大,所以树脂的流动性在半导体芯片角部的外部区域高于半导体芯片每个侧边的外部区域。因此,键合线因从角部的外部区域流到半导体芯片的每个侧边的外部区域中的树脂而流动,两相邻键合线间发生短路,这会引起模制塑料型半导体器件的成品率显著下降。这些键合线间的短路在连接到与半导体芯片角部的外部区域最相邻的第一级引线的键合线,与连接到与第一引线相邻的第二引线的键合线间特别显著。On the other hand, in a resin molded type semiconductor device adopting a QFP (Quad Flat Package) structure, support leads are provided on the outer area of the corner of the semiconductor chip, and multiple leads are provided on the outer area of each side of the semiconductor chip. leads and multiple bond wires. In other words, the outer area of the corner of the semiconductor chip is larger than the outer area of each side of the semiconductor chip, so the fluidity of the resin is higher in the outer area of the corner of the semiconductor chip than that of each side of the semiconductor chip. Therefore, the bonding wires flow due to the resin flowing from the outer area of the corner to the outer area of each side of the semiconductor chip, and a short circuit occurs between two adjacent bonding wires, which causes damage to the molded plastic type semiconductor device. Yield drops significantly. The short circuit between these bonding wires is especially between the bonding wire connected to the first-level lead closest adjacent to the outer region of the corner of the semiconductor chip, and the bonding wire connected to the second lead adjacent to the first lead. significantly.

本发明的目的是提供一种能够提高模制塑料型半导体器件的成品率的技术。An object of the present invention is to provide a technique capable of improving the yield of molded plastic type semiconductor devices.

本发明另一目的是提供一种能够提高模制塑料型半导体器件制造工艺中成品率的技术。Another object of the present invention is to provide a technique capable of improving the yield in the manufacturing process of molded plastic type semiconductor devices.

通过以下介绍和附图,本发明的上述和其它目的及新颖特点将变得更清楚。The above and other objects and novel features of the present invention will become more apparent through the following description and accompanying drawings.

下面简要介绍本申请所公开的典型发明。Typical inventions disclosed in this application are briefly described below.

(1)一种制造模制塑料型半导体器件的工艺,所说模制塑料型半导体器件中,管芯垫形成为具有小于安装于管芯垫的主表面上的半导体芯片的面积,半导体芯片和管芯垫利用塑料模密封,所说工艺包括以下步骤:在通过支撑引线支撑于引线框的框体上的管芯垫的主表面上安装半导体芯片;在模具的上部和下部之间设置所说引线框,并在模具的凹腔中设置半导体芯片和管芯垫,以便管芯垫的背面侧到与管芯背面侧相对的凹腔的内壁表面间的距离,变得比半导体芯片主表面到与半导体芯片主表面相对的凹腔内壁表面间的距离窄管芯垫的厚度那么多;从位于所说半导体芯片一侧的所说模具的浇口浇入树脂。该工艺还包括利用在引线框之上和之下延伸的中心浇口作模具的浇口,并同时将树脂浇入到凹腔的上部和下部,从而形成塑料模。(1) A process for manufacturing a molded plastic type semiconductor device in which a die pad is formed to have an area smaller than that of a semiconductor chip mounted on a main surface of the die pad, and the semiconductor chip and The die pad is sealed with a plastic mold, and the process includes the following steps: mounting a semiconductor chip on the main surface of the die pad supported on the frame body of the lead frame by supporting leads; lead frame, and set the semiconductor chip and the die pad in the cavity of the mold so that the distance between the back side of the die pad and the inner wall surface of the cavity opposite to the back side of the die becomes larger than the distance between the main surface of the semiconductor chip and the The distance between the inner wall surfaces of the cavity opposite to the main surface of the semiconductor chip is as narrow as the thickness of the die pad; the resin is poured from the gate of the mold on the side of the semiconductor chip. The process also includes using the center gate extending above and below the lead frame as a gate of the mold and simultaneously pouring resin into the upper and lower portions of the cavity to form a plastic mold.

(2)一种模制塑料型半导体器件,其中多个外部端子设置于半导体芯片主表面上的至少一个侧边上,并沿该至少一侧边排列,多个引线设置于所说半导体芯片一侧边的外部,并沿该侧边排列,多个外部端子中的每一个通过键合线与所说多个引线中的每一个的一端部电连接,半导体芯片、引线和键合线用树脂密封。在该模制塑料型半导体器件中,至少最邻近所说半导体芯片角部的第一级引线的端部与邻近第一级引线的第二级引线间的距离形成为宽于另外两引线端部间的距离。(2) A molded plastic type semiconductor device, wherein a plurality of external terminals are provided on at least one side on the main surface of a semiconductor chip and are arranged along the at least one side, and a plurality of leads are provided on one side of said semiconductor chip and arranged along the side, each of the plurality of external terminals is electrically connected to one end of each of the plurality of leads through a bonding wire, the semiconductor chip, the leads and the bonding wires are made of resin seal. In this molded plastic type semiconductor device, at least the distance between the end of the first-level lead closest to the corner of said semiconductor chip and the second-level lead adjacent to the first-level lead is formed wider than the other two lead ends. distance between.

根据第(1)条,半导体芯片主表面侧上的填充区具有基本上与背面侧上的填充区相同的容积,每个区都设置于凹腔内,从而可以使得流过半导体芯片主表面上的填充区的树脂的流动性几乎与流过背面侧上的填充区的树脂相等。另外,采用中部浇口可以同时将树脂提供到半导体芯片的主表面侧上的填充区和背面侧上的填充区。因此,半导体芯片主表面侧上的填充区的树脂填充和背面侧上的填充区的树脂填充几乎可以同时完成,这可以防止半导体芯片因填充到半导体芯片背面侧上的填充区的树脂而被顶起。结果,可以防止半导体芯片、键合线等从塑料模中显现,进而可以提高模制塑料型半导体器件的成品率,According to clause (1), the filled region on the main surface side of the semiconductor chip has substantially the same volume as the filled region on the backside side, and each region is provided in a cavity so that the flow through the main surface of the semiconductor chip The fluidity of the resin in the filled region is almost equal to that of the resin flowing through the filled region on the back side. In addition, employing the middle gate can simultaneously supply resin to the filling region on the main surface side and the filling region on the back side of the semiconductor chip. Therefore, the resin filling of the filling region on the main surface side of the semiconductor chip and the resin filling of the filling region on the back side can be completed almost simultaneously, which can prevent the semiconductor chip from being pushed up by the resin filled into the filling region on the back side of the semiconductor chip. rise. As a result, semiconductor chips, bonding wires, etc. can be prevented from emerging from the plastic mold, and the yield of molded plastic type semiconductor devices can be improved,

根据本发明的上述第(2)条,由于连接到最邻近半导体芯片角部的外部区域的第一级引线的一端部的键合线,与连接到邻近第一级引线的第二级引线的一端部的另一键合线间的距离可以形成得较宽,即使键合线由于从半导体芯片角部的外部区域流到半导体芯片一侧边的外部区域的树脂而移动,也可以抑制这些键合线间的短路。结果,可以提高模制塑料型半导体器件的成品率。According to the above-mentioned item (2) of the present invention, since the bonding wire connected to one end portion of the first-level lead in the outer region closest to the corner of the semiconductor chip is connected to the second-level lead connected to the adjacent first-level lead The distance between the other bonding wires at one end can be formed wider, and even if the bonding wires move due to resin flowing from the outer area of the corner of the semiconductor chip to the outer area of one side of the semiconductor chip, these bonds can be suppressed. Short circuit between wires. As a result, the yield of molded plastic type semiconductor devices can be improved.

图1是本发明第一实施例的模制塑料型半导体器件的平面图,其中已去掉了塑料模的上部。Fig. 1 is a plan view of a molded plastic type semiconductor device of a first embodiment of the present invention, in which the upper part of the plastic mold has been removed.

图2是沿图1的A-A线取的剖面图。Fig. 2 is a sectional view taken along line A-A of Fig. 1 .

图3是沿图1的B-B线取的剖面图。Fig. 3 is a sectional view taken along line B-B of Fig. 1 .

图4是用于制造上述模制塑料型半导体器件的引线框的平面图。Fig. 4 is a plan view of a lead frame used to manufacture the above molded plastic type semiconductor device.

图5是展示制造上述模制塑料型半导体器件的工艺的部分剖面图。Fig. 5 is a partial sectional view showing a process of manufacturing the above molded plastic type semiconductor device.

图6是展示制造上述模制塑料型半导体器件的工艺的另一部分剖面图。Fig. 6 is another partial sectional view showing the process of manufacturing the above molded plastic type semiconductor device.

图7是展示树脂流动的示意剖面图。Fig. 7 is a schematic sectional view showing resin flow.

图8是展示树脂流动的另一示意剖面图。Fig. 8 is another schematic sectional view showing resin flow.

图9是用于制造上述模制塑料型半导体器件的另一引线框的平面图。Fig. 9 is a plan view of another lead frame used for manufacturing the above molded plastic type semiconductor device.

图10是用于制造上述模制塑料型半导体器件的再一引线框的平面图。Fig. 10 is a plan view of still another lead frame used for manufacturing the above molded plastic type semiconductor device.

图11是本发明第二实施例的模制塑料型半导体器件的平面图,其中去掉了塑料模的上部。Fig. 11 is a plan view of a molded plastic type semiconductor device according to a second embodiment of the present invention, with the upper part of the plastic mold removed.

图12是图11的部分放大剖面图。Fig. 12 is a partially enlarged cross-sectional view of Fig. 11 .

图13是用于制造上述模制塑料型半导体器件的引线框的平面图。Fig. 13 is a plan view of a lead frame used to manufacture the above molded plastic type semiconductor device.

图14是展示上述模制塑料型半导体器件的变形的部分平面图。Fig. 14 is a partial plan view showing a modification of the above molded plastic type semiconductor device.

图15是展示上述模制塑料型半导体器件的变形的半导体芯片的平面图。Fig. 15 is a plan view of a semiconductor chip showing a modification of the above molded plastic type semiconductor device.

图16是展示常规问题的示意剖面图。Fig. 16 is a schematic sectional view showing a conventional problem.

图17是展示常规问题的另一示意剖面图。Fig. 17 is another schematic sectional view showing a conventional problem.

图18是展示常规问题的再一示意剖面图。Fig. 18 is still another schematic sectional view showing a conventional problem.

下面结合各实施例介绍本发明的构成。The composition of the present invention will be described below in conjunction with various embodiments.

在任何一幅展示实施例的附图中,功能相同的元件用相同的参考数字表示,将省略对它们的重复介绍。In any of the drawings showing the embodiments, elements with the same function are denoted by the same reference numerals, and their repeated descriptions will be omitted.

(第一实施例)(first embodiment)

在本实施例的模制塑料型半导体器件中,半导体芯片2安装于管芯垫3A的芯片安装表面(主表面)上,如图1和2所示。In the molded plastic type semiconductor device of this embodiment, the semiconductor chip 2 is mounted on the chip mounting surface (main surface) of the die pad 3A, as shown in FIGS. 1 and 2 .

半导体芯片2具有平面形,例如,外部尺寸为9[mm]×9[mm]的方形平面。例如,其主要由单晶硅构成的半导体衬底和形成于衬底主表面上的互连层构成。The semiconductor chip 2 has a planar shape, for example, a square plane with outer dimensions of 9 [mm]×9 [mm]. For example, it is mainly composed of a semiconductor substrate composed of single crystal silicon and an interconnection layer formed on the main surface of the substrate.

在半导体芯片2上,例如安装有逻辑电路系统或组合有逻辑电路系统和存储电路系统的混合电路系统。此外,在半导体芯片2的主表面上,沿主表面的每侧边设置有多个外部端子(键合焊盘)2A。每个外部端子2A都形成于半导体芯片2的互连层中的上互连层上,并由铝(Al)膜或铝合金膜构成。On the semiconductor chip 2, for example, logic circuitry or a hybrid circuitry combining logic circuitry and memory circuitry is mounted. Furthermore, on the main surface of the semiconductor chip 2, a plurality of external terminals (bonding pads) 2A are provided along each side of the main surface. Each external terminal 2A is formed on an upper interconnection layer among the interconnection layers of the semiconductor chip 2, and is composed of an aluminum (Al) film or an aluminum alloy film.

在半导体芯片2每个侧边的外部,沿每个侧边设置有多个引线3C。这多个引线3C的每个内段3C1通过键合线5与设置于半导体芯片2主表面上的多个外部端子2A中的每一个电连接。Outside each side of the semiconductor chip 2, a plurality of leads 3C are provided along each side. Each inner segment 3C1 of the plurality of leads 3C is electrically connected to each of the plurality of external terminals 2A provided on the main surface of the semiconductor chip 2 through a bonding wire 5 .

键合线5例如使用金(Au)丝。或者,可以采用具有被绝缘树脂覆盖的如铝(Al)丝或铜(Cu)丝等金属丝的线。键合线5的连接通过采用热压键合和超声振动结合的键合法进行。For the bonding wire 5, gold (Au) wire is used, for example. Alternatively, a wire having metal wires such as aluminum (Al) wires or copper (Cu) wires covered with an insulating resin may be used. The connection of the bonding wire 5 is performed by a bonding method using thermocompression bonding and ultrasonic vibration bonding.

四个支撑引线3B耦合到管芯垫3A上。在引线框的情况下,四个支撑引线3B中的每一个都用于将管芯垫3A支撑于引线框的框体上。四个支撑引线3B在其四个点上支撑管芯3A,以便与管芯垫3A形成符号X作为交叉。支撑引线3B的宽度例如设置为0.4[mm]。Four support leads 3B are coupled to the die pad 3A. In the case of a lead frame, each of the four support leads 3B is used to support the die pad 3A on the frame body of the lead frame. The four support leads 3B support the die 3A at four points thereof so as to form a symbol X as a cross with the die pad 3A. The width of the support lead 3B is set to 0.4 [mm], for example.

半导体芯片2、管芯垫3A、支撑引线3B、引线3C的内段3C1及键合线5等被转移模塑法形成的塑料模1密封。塑料模1例如由加有苯酚硬化剂、硅酮橡胶、填料等的联苯树脂形成以降低应力。转移模塑法是这样一种方法,利用备有槽、流道、浇口、凹腔等的模具,在压力下,通过流道和浇口从槽将树脂浇入凹腔内,从而形成塑料模。The semiconductor chip 2, the die pad 3A, the support lead 3B, the inner section 3C1 of the lead 3C, the bonding wire 5, etc. are sealed by the plastic mold 1 formed by transfer molding. The plastic mold 1 is formed of, for example, biphenyl resin added with phenol hardener, silicone rubber, filler, etc. to reduce stress. The transfer molding method is a method that uses a mold equipped with grooves, runners, gates, cavities, etc., to pour resin from the grooves into the cavities through the runners and gates under pressure to form a plastic mold.

塑料模1的平面形状例如是外部尺寸为14[mm]×14[mm]的方形。塑料模1每个侧边的外部排列有多个引线3C的外段3C2。多个引线3C的外段3C2例如以鸥翼形式沿塑料模1的每个侧边排列。简言之,根据本发明的模制塑料型半导体器件制造成具有QFP(方形扁平封装)结构。The planar shape of the plastic mold 1 is, for example, a square whose outer dimensions are 14 [mm]×14 [mm]. A plurality of outer sections 3C2 of leads 3C are arranged on the outside of each side of the plastic mold 1 . The outer sections 3C2 of the plurality of leads 3C are arranged along each side of the plastic mold 1, for example in the form of gull wings. In short, a molded plastic type semiconductor device according to the present invention is manufactured to have a QFP (Quad Flat Package) structure.

管芯垫3A的平面形状例如为外部尺寸是直径为2-4[mm]的圆形。换言之,本实施例的管芯垫3A形成为具有小于半导体芯片2的面积。通过使管芯垫3A形成为具有小于半导体芯片2的面积,可以抑制含于塑料模1的树脂中的水分聚集于管芯垫3A的背面的现象,进而防止因水分蒸发和膨胀引起的塑料模1龟裂。The planar shape of the die pad 3A is, for example, a circle whose outer dimension is 2-4 [mm] in diameter. In other words, the die pad 3A of the present embodiment is formed to have an area smaller than that of the semiconductor chip 2 . By forming the die pad 3A to have an area smaller than that of the semiconductor chip 2, it is possible to suppress the phenomenon that the moisture contained in the resin of the plastic mold 1 gathers on the back surface of the die pad 3A, thereby preventing the plastic mold from being damaged due to moisture evaporation and expansion. 1 cracked.

在塑料模1的制造步骤中,即使键合线5的中部悬下,也可以防止管芯垫3A与键合线5接触,这是由于管芯垫3A不存在于半导体芯片2外围以外的缘故。键合线5越长,键合线5的中部悬下越显著。In the manufacturing steps of the plastic mold 1, even if the middle part of the bonding wire 5 hangs down, the die pad 3A can be prevented from being in contact with the bonding wire 5 because the die pad 3A does not exist outside the periphery of the semiconductor chip 2. . The longer the bonding wire 5 is, the more prominent the overhang of the middle part of the bonding wire 5 is.

另一方面,在半导体芯片2的面积减小到管芯垫3A的面积时,管芯垫3A也不存在于半导体芯片2外围以外。因此,即使键合线5的中部悬下,也不会使管芯垫3A与键合线5接触,所以可以安装具有不同外部尺寸的半导体芯片2。On the other hand, when the area of the semiconductor chip 2 is reduced to the area of the die pad 3A, the die pad 3A also does not exist outside the periphery of the semiconductor chip 2 . Therefore, even if the middle portion of the bonding wire 5 hangs down, the die pad 3A is not brought into contact with the bonding wire 5, so semiconductor chips 2 having different external dimensions can be mounted.

与半导体芯片2的主表面相反的背面的中心区通过粘合剂4粘附并固定到管芯垫3A的芯片安装表面上。粘合剂4例如由环氧树脂基银(Ag)膏材料构成。在半导体芯片2的键合步骤,粘合剂4利用多点涂敷法施加在管芯垫3A的芯片安装表面上。The central area of the back surface opposite to the main surface of the semiconductor chip 2 is adhered and fixed to the chip mounting surface of the die pad 3A by the adhesive 4 . The adhesive 4 is made of, for example, an epoxy-based silver (Ag) paste material. In the bonding step of the semiconductor chip 2, the adhesive 4 is applied on the chip mounting surface of the die pad 3A using a multi-point coating method.

支撑引线3B由引线部分3B1和引线部分3B2构成,如图3所示。引线部分3B1设置在模具厚度方向(垂直方向)上与图2所示引线3C的内段3C1相同的位置,而引线部分3B2设置在模具厚度方向(垂直方向)上与管芯垫3A相同的位置。在本实施例的模制塑料型半导体器件中,管芯垫3A的芯片安装表面,在模具的厚度方向上,从引线3C的内段3C1的上表面(键合表面)下降。The supporting lead 3B is composed of a lead portion 3B1 and a lead portion 3B2, as shown in FIG. 3 . The lead portion 3B1 is provided at the same position in the mold thickness direction (vertical direction) as the inner section 3C1 of the lead 3C shown in FIG. . In the molded plastic type semiconductor device of this embodiment, the chip mounting surface of the die pad 3A descends from the upper surface (bonding surface) of the inner section 3C1 of the lead 3C in the thickness direction of the mold.

在塑料模1中,如图2和3所示,半导体芯片2主表面上树脂的厚度L1,比管芯垫3A背面上树脂的厚度厚相当于管芯垫3A厚度那么多。换言之,半导体芯片2几乎设置在塑料模1厚度方向上塑料模1的中心处。In the plastic mold 1, as shown in FIGS. 2 and 3, the thickness L1 of the resin on the main surface of the semiconductor chip 2 is thicker than the thickness of the resin on the back surface of the die pad 3A by as much as the thickness of the die pad 3A. In other words, the semiconductor chip 2 is disposed almost at the center of the plastic mold 1 in the thickness direction of the plastic mold 1 .

具有上述结构的模制塑料型半导体器件通过采用引线框3的工艺制造,如图4所示。A molded plastic type semiconductor device having the above structure is manufactured by a process using the lead frame 3, as shown in FIG.

引线框3具有每一个都设置在由框体3E限定的区域内的管芯垫3A、四个支撑引线3B、多个引线3C等。管芯垫3A通过四个支撑引线3B耦合到框体3E上。多个引线3C与框体3E连接,同时通过连杆(阻挡条)3D彼此连接。The lead frame 3 has a die pad 3A, four support leads 3B, a plurality of leads 3C, and the like, each provided in an area defined by the frame body 3E. The die pad 3A is coupled to the frame body 3E through four support leads 3B. A plurality of lead wires 3C are connected to the frame body 3E, and are also connected to each other through a link (barrier bar) 3D.

引线3C由将被塑料模1密封的内段3C1和形成为预定形状的外段3C2构成。支撑引线3B由引线部分3B1和引线部分3B2构成。引线部分3B1设置在模具的厚度方向(垂直方向)上与引线3C的内段3C1相同的位置,而引线部分3B2设置在模具的厚度方向(垂直方向)上与管芯垫3A相同的位置。The lead wire 3C is composed of an inner section 3C1 to be sealed by the plastic mold 1 and an outer section 3C2 formed into a predetermined shape. The support lead 3B is composed of a lead portion 3B1 and a lead portion 3B2. The lead portion 3B1 is provided at the same position in the thickness direction (vertical direction) of the mold as the inner section 3C1 of the lead 3C, and the lead portion 3B2 is provided at the same position as the die pad 3A in the thickness direction (vertical direction) of the mold.

引线框3例如由铁(Fe)-镍(Ni)基合金、铜(Cu)或铜基合金构成。这种引线框通过将板材腐蚀或冲压成预定图形,然后冲压支撑引线3B形成。The lead frame 3 is made of, for example, an iron (Fe)-nickel (Ni)-based alloy, copper (Cu), or a copper-based alloy. Such a lead frame is formed by etching or punching a sheet material into a predetermined pattern, and then punching the supporting leads 3B.

在靠近支撑引线3B连接到引线框3的框体3E的区域,为了注入树脂,形成通孔3F。在塑料模1制造期间,这种通孔将通过流道从模具的槽供应的树脂流分成两股,即,引线框3之上和之下的两股。In an area close to the frame body 3E where the support lead 3B is connected to the lead frame 3, a through hole 3F is formed for injection of resin. During the manufacture of the plastic mold 1 , such a through hole divides the flow of resin supplied from the groove of the mold through the runner into two streams, ie, two streams above and below the lead frame 3 .

管芯垫3A的外径越小,支撑引线3B变得越长,这容易在垂直方向上移动管芯垫。另外,随着管脚数的增加,支撑引线3B变窄,管芯垫3A会更容易在垂直方向上移动。另外,塑料模1越薄,支撑引线3B越薄,这可以容易在垂直方向移动管芯垫3A。The smaller the outer diameter of the die pad 3A, the longer the support leads 3B become, which easily moves the die pad in the vertical direction. In addition, as the number of pins increases, the support lead 3B becomes narrower, and the die pad 3A becomes easier to move in the vertical direction. In addition, the thinner the plastic mold 1 is, the thinner the support leads 3B are, which makes it easier to move the die pad 3A in the vertical direction.

下面介绍上述模制塑料型半导体器件的制造方法。Next, a method of manufacturing the above-mentioned molded plastic type semiconductor device will be described.

首先,制备如图4所示引线框3。First, a lead frame 3 as shown in FIG. 4 is prepared.

然后,利用多点涂敷法将粘合剂4涂敷在通过支撑引线3B支撑于引线框3的框体3E上的管芯垫3A的芯片安装表面(主表面)上。Then, the adhesive 4 is applied on the chip mounting surface (main surface) of the die pad 3A supported on the frame body 3E of the lead frame 3 by the support lead 3B by a multi-point coating method.

通过粘合剂4将半导体芯片2安装于管芯垫3A的芯片安装表面上。粘附半导体芯片2,从而通过粘合剂4将之固定到管芯垫3A的芯片安装表面上。The semiconductor chip 2 is mounted on the chip mounting surface of the die pad 3A by the adhesive 4 . The semiconductor chip 2 is attached so as to be fixed to the chip mounting surface of the die pad 3A by the adhesive 4 .

通过键合线5电连接半导体芯片2的外部端子2A与支撑到引线框3的框体上的引线3C的内段3C1。The external terminal 2A of the semiconductor chip 2 and the inner section 3C1 of the lead 3C supported to the frame body of the lead frame 3 are electrically connected by the bonding wire 5 .

如图5和6所示,将引线框3设置于模具10的上部10A和下部10B之间,同时将半导体芯片2和管芯垫3设置于模具10的凹腔11内,使从管芯垫3A的背面侧到与该背面侧相对的凹腔11的内壁表面间的距离L2,比从半导体芯片2的主表面到与该主表面相对的凹腔11的内壁表面间的距离L1窄相当于管芯垫3A的厚度的长度。通过以使从管芯垫3A的背面侧到与该背面侧相对的凹腔11的内壁表面间的距离L2,比从半导体芯片2的主表面到与该主表面相对的凹腔11的内壁表面间的距离L1窄相当于管芯垫3A的厚度的长度的方式设置半导体芯片2和管芯垫3A,半导体芯片2主表面侧上的填充区11A具有几乎与其背面侧上的填充区11B相同的容积,从而可以使在半导体芯片2主表面侧上的填充区11A中流动的树脂的流动性几乎与流过背面侧上填充区11B的树脂的流动性相等。As shown in FIGS. 5 and 6, the lead frame 3 is arranged between the upper part 10A and the lower part 10B of the mold 10, and the semiconductor chip 2 and the die pad 3 are arranged in the cavity 11 of the mold 10, so that the die pad The distance L2 between the back side of 3A and the inner wall surface of the cavity 11 opposite to the back side is narrower than the distance L1 between the main surface of the semiconductor chip 2 and the inner wall surface of the cavity 11 opposite to the main surface by as much as The length of the thickness of the die pad 3A. By making the distance L2 from the back side of the die pad 3A to the inner wall surface of the cavity 11 opposite to the back side be greater than the distance L2 from the main surface of the semiconductor chip 2 to the inner wall surface of the cavity 11 opposite to the main surface The semiconductor chip 2 and the die pad 3A are arranged such that the distance L1 between them is as narrow as the length equivalent to the thickness of the die pad 3A, and the filling region 11A on the main surface side of the semiconductor chip 2 has almost the same thickness as the filling region 11B on the back side thereof. volume, so that the fluidity of the resin flowing in the filled region 11A on the main surface side of the semiconductor chip 2 can be made almost equal to the fluidity of the resin flowing through the filled region 11B on the back side.

顺便提及,在凹腔11内,除设置有半导体芯片2和管芯垫3A外,还设置有支撑引线3B、引线3C的内段3C1、键合线5等。除凹腔11外,模具10还备有槽、流道、中部浇口12。中部浇口12存在于引线框3之上和之下,以便树脂可以同时提供到设置于凹腔11内的半导体芯片2的主表面侧上填充区11A及半导体芯芯片背面侧上的填充区11B。中部浇口12设置在支撑引线3B与引线框3的框体3E连接的区域附近。Incidentally, in the cavity 11, in addition to the semiconductor chip 2 and the die pad 3A, support leads 3B, inner segments 3C1 of the leads 3C, bonding wires 5, and the like are provided. In addition to the cavity 11, the mold 10 is also equipped with a groove, a runner, and a gate 12 in the middle. The middle gate 12 exists above and below the lead frame 3 so that the resin can be simultaneously supplied to the filling region 11A on the main surface side of the semiconductor chip 2 and the filling region 11B on the back side of the semiconductor core chip disposed in the cavity 11 . The middle gate 12 is provided near the area where the support lead 3B is connected to the frame body 3E of the lead frame 3 .

然后,在压力下,通过存在于引线框3之上和之下的中部浇口12将树脂浇入凹腔11中。树脂通过流道从模具10的槽提供到中部浇口12。图7和8示出了该步骤中树脂的流动。从中部浇口12注入的树脂1A几乎同时送入半导体芯片2主表面上的填充区11A和其背面侧上的填充区11B。树脂1A在填充区11A的填充与在填充区11B的填充几乎同时完成,如图8所示。换言之,半导体芯片2没有被填充到半导体芯片2背面侧上的填充区11A的树脂1A向上顶起。Then, resin is poured into the cavity 11 through the central gate 12 present above and below the lead frame 3 under pressure. Resin is supplied from the groove of the mold 10 to the center gate 12 through runners. Figures 7 and 8 show the flow of resin during this step. The resin 1A injected from the middle gate 12 is sent into the filling region 11A on the main surface of the semiconductor chip 2 and the filling region 11B on the back side thereof almost simultaneously. The filling of the filling region 11A with the resin 1A is completed almost simultaneously with the filling of the filling region 11B, as shown in FIG. 8 . In other words, the semiconductor chip 2 is not lifted up by the resin 1A filled to the filling region 11A on the back side of the semiconductor chip 2 .

从引线框3的框体3E上切割支撑引线3B及引线3C的外段3C2,然后将引线3C的外段3C2成形为鸥翼形,从而同时完成图1、2和3所示的模制塑料型半导体器件。The outer section 3C2 supporting the lead 3B and the lead 3C is cut from the frame body 3E of the lead frame 3, and then the outer section 3C2 of the lead 3C is formed into a gull-wing shape, thereby completing the molded plastic shown in FIGS. 1, 2 and 3 at the same time. type semiconductor devices.

该实施例中介绍了制造模制塑料型半导体器件的工艺,所说半导体器件中,管芯垫3A的面积形成为小于将于其主表面上安装的半导体芯片2的面积,并且半导体芯片2和管芯垫3A由塑料模密封。该工艺包括以下步骤:在通过支撑引线3B支撑于引线框3的框体3E上的管芯垫3A的主表面上安装半导体芯片2;在模具10的上部10A和下部10B之间设置所说引线框3;设置半导体芯片2和管芯垫3A,使从管芯垫3A的背面侧到与该背面侧相对的凹腔11的内壁表面间的距离L2,变得比从半导体芯片2主表面到与该主表面相对的凹腔11内壁表面间的距离L1窄相当于管芯垫3A厚度的长度;从半导体芯片一侧将树脂浇入凹腔11。另外,树脂浇入步骤包括从存在于引线框3之上和之下的中部浇口12将树脂浇入到凹腔11,从而形成塑料模1。In this embodiment, a process for manufacturing a molded plastic type semiconductor device in which the area of the die pad 3A is formed smaller than the area of the semiconductor chip 2 to be mounted on the main surface thereof, and the semiconductor chip 2 and The die pad 3A is sealed by a plastic mold. This process includes the steps of: mounting the semiconductor chip 2 on the main surface of the die pad 3A supported on the frame body 3E of the lead frame 3 by the supporting lead 3B; disposing said lead between the upper part 10A and the lower part 10B of the mold 10 Frame 3; semiconductor chip 2 and die pad 3A are set such that distance L2 from the back side of die pad 3A to the inner wall surface of cavity 11 opposite to the back side becomes larger than from the main surface of semiconductor chip 2 to The distance L1 between the inner wall surfaces of the cavity 11 opposite to the main surface is narrow by a length corresponding to the thickness of the die pad 3A; the resin is poured into the cavity 11 from the semiconductor chip side. In addition, the resin pouring step includes pouring resin into the cavity 11 from the center gate 12 existing above and below the lead frame 3 , thereby forming the plastic mold 1 .

根据上述工艺,设置于凹腔11的半导体芯片2主表面侧上的填充区11A的容积几乎与背面侧上填充区11B的容积相等,因而流过半导体芯片2主表面侧上填充区11A的树脂的流动性几乎与流过其背面侧上填充区11B的树脂的流动性相等。采用中部浇口12可以同时将树脂提供到主表面侧上的填充区11A和背面侧上填充区11B。因此,半导体芯片2主表面侧上填充区11A的树脂填充和半导体芯片2背面侧上填充区11B的树脂填充可以几乎同时完成,所以防止了半导体芯片2被填充到半导体芯片2的背面侧上填充区的树脂顶起。于是,可以防止半导体芯片2、键合线5等从塑料模1显现,并可以提高模制塑料型半导体器件的成品率。According to the above process, the volume of the filling region 11A provided on the main surface side of the semiconductor chip 2 of the cavity 11 is almost equal to the volume of the filling region 11B on the back side, so that the resin flowing through the filling region 11A on the main surface side of the semiconductor chip 2 The fluidity of is almost equal to the fluidity of the resin flowing through the filling region 11B on the back side thereof. Using the middle gate 12 can simultaneously supply resin to the filling region 11A on the main surface side and the filling region 11B on the back side. Therefore, the resin filling of the filling region 11A on the main surface side of the semiconductor chip 2 and the resin filling of the filling region 11B on the back side of the semiconductor chip 2 can be completed almost simultaneously, so the semiconductor chip 2 is prevented from being filled up to the back side of the semiconductor chip 2. area of resin jacking up. Thus, the semiconductor chips 2, bonding wires 5, etc. can be prevented from emerging from the plastic mold 1, and the yield of molded plastic type semiconductor devices can be improved.

通过将管芯垫3A设置成在塑料模厚度方向低于由引线框3的框体3E支撑的引线3C的内段3C1,可以使在半导体芯片2主表面侧上填充区中流动的树脂的流动性基本上等于在背面侧上填充区11B中流动的树脂的流动性。By disposing the die pad 3A lower than the inner section 3C1 of the lead 3C supported by the frame body 3E of the lead frame 3 in the plastic mold thickness direction, the flow of the resin flowing in the filling region on the main surface side of the semiconductor chip 2 can be made The fluidity is substantially equal to the fluidity of the resin flowing in the filling region 11B on the back side.

顺便提及,可通过利用具有形成为方形的管芯垫3A的引线框3的制造工艺制备模制塑料型半导体器件,如图9所示。通过采用这种引线框3的工艺可以得到类似的优点。Incidentally, a molded plastic type semiconductor device can be produced by a manufacturing process using a lead frame 3 having a die pad 3A formed in a square shape, as shown in FIG. 9 . Similar advantages can be obtained by employing such a process of the lead frame 3 .

还可以通过采用具有形成为X形平面的管芯垫3A的引线框3的制造工艺制备模制塑料型半导体器件,如图10所示。通过采用这种引线框3的工艺可以得到类似的优点。A molded plastic type semiconductor device can also be produced by a manufacturing process using a lead frame 3 having a die pad 3A formed in an X-shaped plane, as shown in FIG. 10 . Similar advantages can be obtained by employing such a process of the lead frame 3 .

(第二实施例)(second embodiment)

根据该实施例的模制塑料型半导体器件具有安装于管芯垫3A的芯片安装表面(主表面)上的半导体芯片2,如图11和12所示。The molded plastic type semiconductor device according to this embodiment has the semiconductor chip 2 mounted on the chip mounting surface (main surface) of the die pad 3A, as shown in FIGS. 11 and 12 .

半导体芯片2具有平面形,例如外部尺寸为9[mm]×9[mm]的方形。在半导体芯片2的主表面上,沿主表面的每个侧边设置有多个外部端子(键合焊盘)2A。The semiconductor chip 2 has a planar shape, for example, a square with outer dimensions of 9 [mm]×9 [mm]. On the main surface of the semiconductor chip 2, a plurality of external terminals (bonding pads) 2A are provided along each side of the main surface.

半导体芯片2每个侧边的外部区域中,设置有沿每个侧边排列的多个引线3C。设置于半导体芯片2主表面上的多个外部端子2A通过键合线电连接到多个引线3C的内段3C1。In the outer area of each side of the semiconductor chip 2, a plurality of leads 3C arranged along each side are provided. The plurality of external terminals 2A provided on the main surface of the semiconductor chip 2 are electrically connected to the inner segments 3C1 of the plurality of leads 3C through bonding wires.

四个支撑引线3B耦合到管芯垫3A。在引线框的条件下,这四个支撑引线3B用于将管芯垫3A支撑于引线框的框体上。这四个支撑引线3B分别设置于半导体芯片2的四个角部的外部区域上。Four support leads 3B are coupled to the die pad 3A. In the case of a lead frame, these four support leads 3B are used to support the die pad 3A on the frame body of the lead frame. These four support leads 3B are respectively provided on the outer areas of the four corners of the semiconductor chip 2 .

半导体芯片2、管芯垫3A、支撑引线3B、引线3C的内段3C1、键合线5等由利用转移模塑法形成的塑料模1密封。The semiconductor chip 2, the die pad 3A, the support lead 3B, the inner section 3C1 of the lead 3C, the bonding wire 5, etc. are sealed by the plastic mold 1 formed by transfer molding.

塑料模1的平面形状例如是外部尺寸为14[mm]×14[mm]的方形。塑料模1每个侧边的外部排列有多个引线3C的外段3C2。多个引线3C的外段3C2例如以鸥翼形沿塑料模1的每个侧边排列。于是将根据本实施例的模制塑料型半导体器件制造成具有QFP(方形扁平封装)结构。The planar shape of the plastic mold 1 is, for example, a square whose outer dimensions are 14 [mm]×14 [mm]. A plurality of outer sections 3C2 of leads 3C are arranged on the outside of each side of the plastic mold 1 . The outer sections 3C2 of the plurality of leads 3C are arranged along each side of the plastic mold 1 in a gull-wing shape, for example. The molded plastic type semiconductor device according to the present embodiment is thus manufactured to have a QFP (Quad Flat Package) structure.

管芯垫3A的平面形状例如为外部尺寸是直径为2-4[mm]的圆形。换言之,管芯垫3A形成为具有小于半导体芯片2的面积。The planar shape of the die pad 3A is, for example, a circle whose outer dimension is 2-4 [mm] in diameter. In other words, the die pad 3A is formed to have a smaller area than the semiconductor chip 2 .

每个支撑引线3B与上述第一实施例类似,由一个引线部分(3B1)和另一个引线部分(3B2)构成。Each supporting lead 3B is constituted by one lead portion ( 3B1 ) and the other lead portion ( 3B2 ) similarly to the first embodiment described above.

关于排列在半导体芯片2每个侧边的外部区域中的多个引线3C,从与半导体芯片2角部的外部区域邻近的第一级引线3CA的一端部到与第一级引线3CA邻近的第二级引线3CB间的距离P宽于任何其它两个引线3C间的距离。通过如上所述使从最邻近半导体芯片2角部的外部区域的第一级引线3CA的一端部到邻近第一级引线3CA的第二级引线3CB间的距离P形成为宽于任何其它两个引线3C间的距离,可以拓宽连接到最邻近半导体芯片2角部的外部区域的第一级引线3CA的一端部的键合线5,与连接到邻近第一级引线3CA的第二级引线3CB的一端部的另一键合线5间的间距。Regarding the plurality of leads 3C arranged in the outer area of each side of the semiconductor chip 2, from one end portion of the first-level lead 3CA adjacent to the outer area of the corner of the semiconductor chip 2 to the second-level lead 3CA adjacent to the first-level lead 3CA The distance P between the secondary leads 3CB is wider than the distance between any other two leads 3C. By making the distance P from one end portion of the first-level lead 3CA in the outer region closest to the corner of the semiconductor chip 2 to the second-level lead 3CB adjacent to the first-level lead 3CA wider than any other two as described above, The distance between the leads 3C can widen the bonding wire 5 connected to one end of the first-level lead 3CA in the outer region closest to the corner of the semiconductor chip 2, and the bonding wire 5 connected to the second-level lead 3CB adjacent to the first-level lead 3CA. The spacing between the other bonding wire 5 at one end of the

如上构成的模制塑料型半导体器件可通过利用如图13所示的引线框3的工艺制造。The molded plastic type semiconductor device constructed as above can be manufactured by a process using the lead frame 3 shown in FIG. 13 .

引线框3具有排列于由框体3E限定的区域内的管芯垫3A、四个支撑引线3B和多个引线3C。管芯垫3A通过四个支撑引线3B耦合到框体3E。多个引线3C与框体3E连接,同时通过连杆(阻挡条)3D彼此连接。The lead frame 3 has a die pad 3A, four supporting leads 3B, and a plurality of leads 3C arranged in an area defined by the frame body 3E. The die pad 3A is coupled to the frame body 3E through four support leads 3B. A plurality of lead wires 3C are connected to the frame body 3E, and are also connected to each other through a link (barrier bar) 3D.

框体3E是方形平面。引线3C的每一个沿框体3E的每个侧边排列,这四个支撑引线3B沿框体3E的对角线排列。The frame body 3E is a square plane. Each of the leads 3C is arranged along each side of the frame body 3E, and the four supporting leads 3B are arranged along the diagonal of the frame body 3E.

关于沿框体3E的每个侧边排列的多个引线3C。最邻近支撑引线3B的第一级引线3CA的一端部到邻近第一级引线3CA的第二级引线3CB的一端部间的距离形成为宽于任何其它两引线3C端部间的距离。Regarding the plurality of leads 3C arranged along each side of the frame body 3E. The distance between one end of the first-level lead 3CA closest to the support lead 3B to one end of the second-level lead 3CB adjacent to the first-level lead 3CA is formed wider than the distance between the ends of any other two leads 3C.

下面介绍上述模制塑料型半导体器件的制造工艺。The manufacturing process of the above-mentioned molded plastic type semiconductor device will be described below.

首先,制备如图13所示引线框3。First, a lead frame 3 as shown in FIG. 13 is prepared.

然后,通过粘合剂4将半导体芯片2安装于通过支撑引线3B支撑于引线框3的框体3E上的管芯垫3A的芯片安装表面上。Then, the semiconductor chip 2 is mounted by the adhesive 4 on the chip mounting surface of the die pad 3A supported on the frame body 3E of the lead frame 3 by the support lead 3B.

通过键合线5电连接半导体芯片2的外部端子2A与支撑到引线框3的框体上的引线3C的一个端部(内段3C1的一个端部)。The external terminal 2A of the semiconductor chip 2 and one end of the lead 3C (one end of the inner segment 3C1 ) supported to the frame body of the lead frame 3 are electrically connected by the bonding wire 5 .

与第一实施例相同,将引线框3设置于模具10的上部10A和下部10B之间,同时将半导体芯片2、管芯垫3A、支撑引线3B、引线3C的内段3C1、键合线等设置于模具的凹腔内。As in the first embodiment, the lead frame 3 is placed between the upper part 10A and the lower part 10B of the mold 10, and the semiconductor chip 2, the die pad 3A, the supporting lead 3B, the inner segment 3C1 of the lead 3C, the bonding wire, etc. Set in the cavity of the mold.

然后,通过流道和浇口从模具10的槽注入树脂,从而形成塑料模1。在该步骤,支撑引线3B设置于半导体芯片2角部的外部区域,多个引线3C和多个键合线5设置在半导体芯片2每个侧边的外部区域。换言之,半导体芯片2一个角部的外部区域比半导体芯片2一侧边的外部区域更大,以便半导体芯片2一个角部的外部区域内的树脂的流动性高于半导体芯片2一侧边的外部区域。因此,键合线5由于从一个角部的外部区域流到半导体芯片2一侧边的外部区域的树脂趋于流动。由于连接到最邻近半导体芯片2角部的外部区域的第一级引线3CA的一个端部的键合线5,与连接到邻近第一级引线3CA的第二级引线3CB的一个端部的另一键合线5间的间距形成得宽,即使键合线由于从其角部的外部区域流到半导体芯片2一侧边的外部区域的树脂流动,也可以抑制这些键合线间的短路。Then, resin is injected from the groove of the mold 10 through runners and gates, thereby forming the plastic mold 1 . In this step, the support leads 3B are provided in the outer area of the corner of the semiconductor chip 2 , and the plurality of leads 3C and the plurality of bonding wires 5 are provided in the outer area of each side of the semiconductor chip 2 . In other words, the outer area of one corner of the semiconductor chip 2 is larger than the outer area of one side of the semiconductor chip 2 so that the fluidity of the resin in the outer area of one corner of the semiconductor chip 2 is higher than that of the outer area of one side of the semiconductor chip 2. area. Therefore, the bonding wire 5 tends to flow due to the resin flowing from the outer region of one corner to the outer region of one side of the semiconductor chip 2 . Since the bonding wire 5 connected to one end of the first-level lead 3CA of the outer region closest to the corner of the semiconductor chip 2 is connected to the other end of the second-level lead 3CB adjacent to the first-level lead 3CA, A wide pitch between the bonding wires 5 can suppress short circuits between the bonding wires even if the bonding wires flow due to resin flow from the outer region of the corner to the outer region of one side of the semiconductor chip 2 .

通过从引线框3的框体3E上切割支撑引线3B和引线3C的外段3C2,然后将引线3C的外段3C2成形为鸥翼形,从而同时完成图11所示的模制塑料型半导体器件。The molded plastic type semiconductor device shown in FIG. .

该实施例中介绍了制造模制塑料型半导体器件的工艺,所说半导体器件中,多个外部端子2A设置于半导体芯片、主表面的至少一侧边上,并至少沿该至少一侧边排列;多个引线3C设置于半导体芯片2一侧边外,并沿该侧边排列;多个引线3C每一个的一端部通过键合线5与多个外部端子2A电连接;半导体芯片2各引线和键合线等由塑料模1密封。在该模制塑料型半导体器件中,最邻近半导体芯片2角部的外部区域的第一级引线3CA的一端部到邻近第一级引线3CA的第二级引线3CB间的距离P,形成为宽于任何其它两个引线3C间端部的距离。In this embodiment, a process for manufacturing a molded plastic type semiconductor device in which a plurality of external terminals 2A are provided on at least one side of a main surface of a semiconductor chip and arranged at least along the at least one side A plurality of leads 3C are arranged outside one side of the semiconductor chip 2 and arranged along the side; one end of each of the plurality of leads 3C is electrically connected to a plurality of external terminals 2A through a bonding wire 5; each lead of the semiconductor chip 2 and bonding wires etc. are sealed by plastic mold 1. In this molded plastic type semiconductor device, the distance P between one end portion of the first-level lead 3CA in the outer region closest to the corner of the semiconductor chip 2 and the second-level lead 3CB adjacent to the first-level lead 3CA is formed to be as wide as possible. to the distance between the ends of any other two leads 3C.

上述结构可以拓宽连接到最邻近半导体芯片2角部的外部区域的第一级引线3CA的一端部的键合线5,与连接到邻近第一级引线3CA的第二级引线3CB的一端部的另一键合线5间的间距。因此,在塑料模的制造步骤中,即使键合线由于从半导体芯片2角部的外部区域流到一侧边的外部区域的树脂而发生流动,也可以防止键合线5之间发生短路。所以可以提高模制塑料型半导体器件的成品率。The above structure can widen the bonding wire 5 connected to one end portion of the first-level lead 3CA of the outer region closest to the corner of the semiconductor chip 2, and the bonding wire 5 connected to one end portion of the second-level lead 3CB adjacent to the first-level lead 3CA. Another spacing between bonding wires 5 . Therefore, even if the bonding wires flow due to the resin flowing from the outer region of the corner of the semiconductor chip 2 to the outer region of one side during the manufacturing step of the plastic mold, short circuit between the bonding wires 5 can be prevented. Therefore, the yield of molded plastic type semiconductor devices can be improved.

在减小半导体芯片2的外部尺寸时,这种减小伴随着键合线5长度的增大。即使第一级引线3CA的一端部到第二级引线3CB的一端部间的距离P拓宽,并且键合线5因半导体芯片2的外部尺寸减小而变得较长,也可以防止与第一级引线3CA的一端部连接的键合线5和与第二级引线3CB的一端部连接的另一键合线5间的短路。When reducing the outer dimensions of the semiconductor chip 2, this reduction is accompanied by an increase in the length of the bonding wire 5. Even if the distance P between one end portion of the first-level lead 3CA and one end portion of the second-level lead 3CB widens, and the bonding wire 5 becomes longer due to the reduction in the outer size of the semiconductor chip 2, it is possible to prevent contact with the first level lead 3CA. A short circuit between the bonding wire 5 connected to one end of the level lead 3CA and the other bonding wire 5 connected to one end of the second level lead 3CB.

顺便提及,在设置于半导体芯片2主表面的一侧边上并沿该侧边排列的多个外部端子2A中,如图14所示,还可以与任何其它两个外部端子间的距离相比,拓宽最邻近半导体芯片2角部的外部端子2A1和邻近外部端子2A1的外部端子2A2间的距离P。另外,这种情况下,与第一级引线3CA的一端部连接的键合线5和与第二级引线3CB连接的另一键合线5间的距离可以拓宽,从而可以抑制这些键合线5间的短路。Incidentally, among the plurality of external terminals 2A arranged on and along one side of the main surface of the semiconductor chip 2, as shown in FIG. In contrast, the distance P between the external terminal 2A1 closest to the corner of the semiconductor chip 2 and the external terminal 2A2 adjacent to the external terminal 2A1 is widened. In addition, in this case, the distance between the bonding wire 5 connected to one end of the first-level lead 3CA and the other bonding wire 5 connected to the second-level lead 3CB can be widened, so that it is possible to suppress the bonding of these bonding wires. 5 short circuits.

另外,从半导体芯片2角部的外部区域流到半导体芯片一侧边的外部区域的树脂的流动性向着半导体芯片2一侧边的外部区域的中心逐渐变低。如图15所示,就设置于半导体芯片2主表面一侧边上且沿该侧边排列的外部端子2A而言,因此可以拓宽从半导体芯片2一侧边的中心顺时针向着其角部的两相邻外部端子2A间的每个距离。这种情况下,可以在不明显增大半导体芯片的外部尺寸的情况,抑制任何两相邻键合线5间的短路,这是因为根据树脂的流动性两键合线5间的距离从半导体芯片2一侧边的中心向着其角部可以逐渐变宽的缘故。In addition, the fluidity of the resin flowing from the outer region at the corner of the semiconductor chip 2 to the outer region at one side of the semiconductor chip becomes gradually lower toward the center of the outer region at one side of the semiconductor chip 2 . As shown in FIG. 15, with respect to the external terminals 2A arranged on one side of the main surface of the semiconductor chip 2 and arranged along the side, it is therefore possible to widen the two sides clockwise from the center of one side of the semiconductor chip 2 toward its corner. Each distance between adjacent external terminals 2A. In this case, any short circuit between two adjacent bonding wires 5 can be suppressed without significantly increasing the outer size of the semiconductor chip because the distance between the two bonding wires 5 changes from the semiconductor The reason why the center of one side of the chip 2 can gradually become wider toward its corner.

上面结合上述实施例具体介绍了本发明人完成的发明。然而,应理解,本发明不限于这些实施例或不受这些实施例的限制,在不背离其本质的情况下可以进行变形。The invention accomplished by the present inventor has been specifically introduced above in conjunction with the above-mentioned embodiments. However, it should be understood that the present invention is not limited to or by these embodiments, and modifications can be made without departing from its essence.

本发明可以提高模制塑料型半导体器件的成品率。The present invention can improve the yield of molded plastic type semiconductor devices.

Claims (42)

1.一种模制塑料型半导体器件的制造方法,所述模制塑料型半导体器件中,管芯垫形成为具有小于安装于管芯垫的主表面上的半导体芯片的面积,所述半导体芯片和所述管芯垫用塑料模密封,所述制造方法包括以下步骤:1. A method of manufacturing a molded plastic type semiconductor device in which a die pad is formed to have an area smaller than that of a semiconductor chip mounted on a main surface of the die pad, the semiconductor chip and the die pad is sealed with a plastic mold, and the manufacturing method includes the following steps: (a)在通过支撑引线支撑于引线框的框体上的管芯垫的主表面上安装半导体芯片;(a) mounting a semiconductor chip on a major surface of a die pad supported on a frame body of a lead frame by support leads; (b)在模具的上部和下部之间设置所述引线框,并在模具的凹腔中设置所述半导体芯片和所述管芯垫,以便管芯垫的背面侧到与管芯垫背面侧相对的凹腔的内壁表面间的距离,变得比半导体芯片主表面到与半导体芯片主表面相对的凹腔内壁表面间的距离窄相当于管芯垫(3A)的厚度的长度;(b) disposing the lead frame between the upper part and the lower part of the mold, and disposing the semiconductor chip and the die pad in the cavity of the mold so that the back side of the die pad is aligned with the back side of the die pad The distance between the inner wall surfaces of the opposite cavity becomes narrower than the distance between the main surface of the semiconductor chip and the inner wall surface of the cavity opposite to the main surface of the semiconductor chip by a length equivalent to the thickness of the die pad (3A); (c)从位于所述半导体芯片一侧的所述模具的浇口浇入树脂,从而用树膜密封所述半导体芯片和所述管芯垫。(c) Pouring resin from a gate of the mold on the side of the semiconductor chip, thereby sealing the semiconductor chip and the die pad with a resin film. 2.根据权利要求1的制造方法,其中所述浇口由所述引线框的上部和下部限定。2. The manufacturing method according to claim 1, wherein said gate is defined by upper and lower parts of said lead frame. 3.根据权利要求1的制造方法,其中所述管芯垫定位成在塑料模的厚度方向上低于支撑于所述引线框的框体上的所述引线的内段。3. The manufacturing method according to claim 1, wherein the die pad is positioned lower than an inner section of the lead supported on a frame body of the lead frame in a thickness direction of the plastic mold. 4.根据权利要求1的制造方法,其中所述管芯垫形成为具有圆形平面、方形平面或X形平面。4. The manufacturing method according to claim 1, wherein the die pad is formed to have a circular plane, a square plane, or an X-shaped plane. 5.根据权利要求1的制造方法,其中所述浇口设置在支撑引线与所述引线框体连接的区域附近。5. The manufacturing method according to claim 1, wherein said gate is provided near a region where a supporting lead is connected to said lead frame body. 6.一种模制塑料型半导体器件,其中多个外部端子设置于半导体芯片主表面的至少一个侧边上并沿该至少一侧边排列,多个引线设置于所述半导体芯片一侧边的外部,并沿该侧边排列,所述多个外部端子中的每一个通过键合线与所述多个引线中的每一个的一端部电连接,所述半导体芯片、各引线和键合线用树脂密封,其中,至少最邻近所述半导体芯片角部的引线的一端部与邻近该引线的引线的一端部间的距离形成为宽于另外两引线端部间的距离。6. A molded plastic type semiconductor device, wherein a plurality of external terminals are arranged on at least one side of the main surface of a semiconductor chip and arranged along the at least one side, and a plurality of leads are arranged on one side of the semiconductor chip outside, and arranged along the side, each of the plurality of external terminals is electrically connected to one end of each of the plurality of leads through a bonding wire, and the semiconductor chip, each lead and the bonding wire Sealing with resin, wherein at least the distance between one end of the lead closest to the corner of the semiconductor chip and one end of the lead adjacent to the lead is formed wider than the distance between the other two lead ends. 7.一种模制塑料型半导体器件,其中多个外部端子设置于半导体芯片主表面的至少一个侧边上并沿该至少一侧边排列,多个引线设置于所述半导体芯片一侧边的外部,并沿该侧边排列,所述多个外部端子中的每一个通过键合线与所述多个引线中的每一个的一端部电连接,所述半导体芯片、各引线和键合线用树脂密封,其中,至少最邻近所述半导体芯片角部的外部端子与邻近该外部端子的另一外部端子间的距离形成为宽于另外两外部端子间的距离。7. A molded plastic type semiconductor device, wherein a plurality of external terminals are arranged on at least one side of a main surface of a semiconductor chip and arranged along the at least one side, and a plurality of leads are arranged on one side of said semiconductor chip outside, and arranged along the side, each of the plurality of external terminals is electrically connected to one end of each of the plurality of leads through a bonding wire, and the semiconductor chip, each lead and the bonding wire Sealing with resin, wherein at least a distance between an external terminal closest to a corner of the semiconductor chip and another external terminal adjacent to the external terminal is formed wider than a distance between the other two external terminals. 8.一种模制塑料型半导体器件,其中多个外部端子设置于半导体芯片主表面的至少一个侧边上并沿该至少一侧边排列,多个引线设置于所述半导体芯片一侧边的外部,并沿该侧边排列,所述多个外部端子中的每一个通过键合线与所述多个引线中的每一个的一端部电连接,所述外部端子、各引线和键合线用树脂密封,其中,所述多个外部端子间的距离从所述半导体芯片一侧边的中心向着所述半导体芯片的角部逐渐变宽。8. A molded plastic type semiconductor device, wherein a plurality of external terminals are arranged on at least one side of a main surface of a semiconductor chip and are arranged along the at least one side, and a plurality of leads are arranged on one side of said semiconductor chip outside, and arranged along the side, each of the plurality of external terminals is electrically connected to one end of each of the plurality of leads through a bonding wire, the external terminals, each lead and the bonding wire Sealing with resin, wherein the distance between the plurality of external terminals gradually widens from the center of one side of the semiconductor chip toward the corner of the semiconductor chip. 9.根据权利要求6的模制塑料型半导体器件,其中所述半导体芯片角部的外部设置有从所述角部向着其外部延伸,且与半导体芯片将安装于其上的管芯垫连接的支撑引线。9. The molded plastic type semiconductor device according to claim 6, wherein an outer portion of the corner portion of the semiconductor chip is provided with a die extending from the corner portion toward the outside thereof and connected to a die pad on which the semiconductor chip is to be mounted. Support leads. 10.根据权利要求6的模制塑料型半导体器件,其中所述管芯垫形成为具有比所述半导体芯片小的面积。10. The molded plastic type semiconductor device according to claim 6, wherein said die pad is formed to have a smaller area than said semiconductor chip. 11.一种半导体器件的制造方法,包括以下步骤:11. A method of manufacturing a semiconductor device, comprising the steps of: (a)提供具有第一表面和与所述第一表面相反的第二表面的引线框,所述引线框具有管芯垫、与所述管芯垫连续形成的支撑引线以及各具有内段引线和与所述内段引线连续形成的外段引线的多个引线,各所述支撑引线具有偏置部分,使得所述管芯垫的所述第一表面朝向所述多个引线的每一个的所述内段引线的所述第二表面一侧,而不朝向所述多个引线的每一个的所述内段引线的所述第一表面一侧;(a) providing a lead frame having a first surface and a second surface opposite to the first surface, the lead frame having a die pad, support leads formed continuously with the die pad, and inner segment leads each and a plurality of leads of an outer segment lead formed continuously with the inner segment lead, each of the support leads having an offset portion such that the first surface of the die pad faces toward each of the plurality of leads a side of the second surface of the inner segment lead other than the first surface side of the inner segment lead of each of the plurality of leads; (b)在所述管芯垫上安装半导体芯片,所述半导体芯片在其主表面和与所述主表面相反的背面上形成有多个半导体元件和键合焊盘,所述半导体芯片的尺寸大于所述管芯垫的尺寸,所述半导体芯片被安装成使所述半导体芯片的所述背面面对所述管芯垫的所述第一表面;(b) mounting a semiconductor chip on the die pad, the semiconductor chip having a plurality of semiconductor elements and bonding pads formed on its main surface and the back surface opposite to the main surface, the size of the semiconductor chip being larger than the size of the die pad, the semiconductor chip being mounted such that the back side of the semiconductor chip faces the first surface of the die pad; (c)通过多个键合引线分别电连接所述多个引线的所述内段引线和所述半导体芯片的所述键合焊盘;(c) respectively electrically connecting the inner segment leads of the plurality of leads and the bonding pads of the semiconductor chip through a plurality of bonding wires; (d)在模具中设置具有所述半导体芯片的所述引线框,使得所述半导体芯片的所述主表面和所述模具的凹腔上部内侧之间的距离在所述半导体芯片的厚度方向上基本等于所述半导体芯片的所述背面和所述模具的凹腔下部内侧之间的距离;(d) setting the lead frame with the semiconductor chip in a mold so that the distance between the main surface of the semiconductor chip and the inner side of the cavity upper part of the mold is in the thickness direction of the semiconductor chip substantially equal to the distance between the back side of the semiconductor chip and the inner side of the cavity lower part of the mold; (e)通过转移模塑向所述模具的所述凹腔中注入树脂,从而用所述树膜密封所述半导体芯片、所述多个键合引线、所述多个引线的所述内段引线以及所述管芯垫。(e) injecting resin into the cavity of the mold by transfer molding, thereby sealing the semiconductor chip, the plurality of bonding wires, the inner sections of the plurality of leads with the resin film leads as well as the die pad. 12.根据权利要求11的制造方法,其中执行所述步骤(e)使得所述半导体芯片的所述主表面和所述模具的所述凹腔上部内侧之间所述树脂的厚度在所述半导体芯片的所述厚度方向上基本等于所述半导体芯片的所述背面和所述模具的所述凹腔下部内侧之间所述树脂的厚度。12. The manufacturing method according to claim 11, wherein said step (e) is performed such that the thickness of said resin between said main surface of said semiconductor chip and said cavity upper inner side of said mold is within the thickness of said semiconductor chip. The thickness direction of the chip is substantially equal to the thickness of the resin between the back surface of the semiconductor chip and the inner side of the cavity lower portion of the mold. 13.一种半导体器件的制造方法,包括以下步骤:13. A method of manufacturing a semiconductor device, comprising the steps of: (a)提供引线框和半导体芯片,(a) supply lead frames and semiconductor chips, 所述引线框具有第一表面和与所述第一表面相反的第二表面,所述引线框具有管芯垫、与所述管芯垫连续形成的支撑引线以及各具有内段引线和与所述内段引线连续形成的外段引线的多个引线,各所述支撑引线具有偏置部分,使得所述管芯垫的所述第一表面朝向所述多个引线的每一个的所述内段引线的所述第二表面一侧,而不朝向所述多个引线的每一个的所述内段引线的所述第一表面一侧,The lead frame has a first surface and a second surface opposite to the first surface, the lead frame has a die pad, support leads formed continuously with the die pad, and each has an inner segment lead and is connected to the die pad. a plurality of leads of outer lead segments formed continuously of the inner lead leads, each of the support leads having an offset portion such that the first surface of the die pad faces the inner lead of each of the plurality of leads a side of the second surface of a segment lead other than a side of the first surface of the inner segment lead of each of the plurality of leads, 所述半导体芯片在其主表面和与所述主表面相反的背面上形成有多个半导体元件和键合焊盘,所述半导体芯片的尺寸大于所述管芯垫的尺寸,所述半导体芯片被安装成使所述半导体芯片的所述背面面对所述管芯垫的所述第一表面,所述支撑引线的所述偏置部分形成为使得所述内段引线基本上位于所述半导体芯片厚度的中心位置;The semiconductor chip has a plurality of semiconductor elements and bonding pads formed on its main surface and a back surface opposite to the main surface, the size of the semiconductor chip is larger than that of the die pad, the semiconductor chip is Mounted so that the back side of the semiconductor chip faces the first surface of the die pad, the offset portion of the support lead is formed such that the inner segment lead is substantially located on the semiconductor chip center position of the thickness; (b)通过多个键合引线分别电连接所述多个引线的所述内段引线和所述半导体芯片的所述键合焊盘;(b) respectively electrically connecting the inner segment leads of the plurality of leads and the bonding pads of the semiconductor chip through a plurality of bonding wires; (c)在模具中设置具有所述半导体芯片的所述引线框;(c) disposing said lead frame with said semiconductor chip in a mold; (d)通过转移模塑向所述模具的所述凹腔中注入树脂,从而用所述树膜密封所述半导体芯片、所述多个键合引线、所述多个引线的所述内段引线以及所述管芯垫。(d) injecting resin into the concave cavity of the mold by transfer molding, thereby sealing the semiconductor chip, the plurality of bonding wires, the inner sections of the plurality of leads with the resin film leads as well as the die pad. 14.一种半导体器件的制造方法,包括以下步骤:14. A method of manufacturing a semiconductor device, comprising the steps of: (a)提供具有第一表面和与所述第一表面相反的第二表面的引线框,所述引线框具有管芯垫、与所述管芯垫连续形成的支撑引线以及各具有内段引线和与所述内段引线连续形成的外段引线的多个引线,各所述支撑引线具有偏置部分,使得所述管芯垫的所述第一表面朝向所述多个引线的每一个的所述内段引线的所述第二表面一侧,而不朝向所述多个引线的每一个的所述内段引线的所述第一表面一侧;(a) providing a lead frame having a first surface and a second surface opposite to the first surface, the lead frame having a die pad, support leads formed continuously with the die pad, and inner segment leads each and a plurality of leads of an outer segment lead formed continuously with the inner segment lead, each of the support leads having an offset portion such that the first surface of the die pad faces toward each of the plurality of leads a side of the second surface of the inner segment lead other than the first surface side of the inner segment lead of each of the plurality of leads; (b)在所述管芯垫上安装半导体芯片,所述半导体芯片在其主表面和与所述主表面相反的背面上形成有多个半导体元件和键合焊盘,所述半导体芯片的尺寸大于所述管芯垫的尺寸,所述半导体芯片被安装成使所述半导体芯片的所述背面面对所述管芯垫的所述第一表面;(b) mounting a semiconductor chip on the die pad, the semiconductor chip having a plurality of semiconductor elements and bonding pads formed on its main surface and the back surface opposite to the main surface, the size of the semiconductor chip being larger than the size of the die pad, the semiconductor chip being mounted such that the back side of the semiconductor chip faces the first surface of the die pad; (c)通过多个键合引线分别电连接所述多个引线的所述内段引线和所述半导体芯片的所述键合焊盘;(c) respectively electrically connecting the inner segment leads of the plurality of leads and the bonding pads of the semiconductor chip through a plurality of bonding wires; (d)在模具中设置具有所述半导体芯片的所述引线框,使得所述半导体芯片的所述背面和所述模具的凹腔下部内侧之间的第一距离在所述半导体芯片的厚度方向上小于所述半导体芯片的所述主表面和所述模具的凹腔上部内侧之间的第二距离;(d) disposing the lead frame with the semiconductor chip in a mold such that a first distance between the back surface of the semiconductor chip and the inner side of the cavity lower part of the mold is in the thickness direction of the semiconductor chip is smaller than a second distance between the main surface of the semiconductor chip and the inner side of the cavity upper part of the mold; (e)通过转移模塑向所述模具的所述凹腔中注入树脂,从而用所述树膜密封所述半导体芯片、所述多个键合引线、所述多个引线的所述内段引线以及所述管芯垫。(e) injecting resin into the cavity of the mold by transfer molding, thereby sealing the semiconductor chip, the plurality of bonding wires, the inner sections of the plurality of leads with the resin film leads as well as the die pad. 15.根据权利要求14的制造方法,其中所述第一距离和所述第二距离之间的差别在于所述管芯垫的厚度。15. The manufacturing method according to claim 14, wherein the difference between the first distance and the second distance is the thickness of the die pad. 16.一种半导体器件的制造方法,包括以下步骤:16. A method of manufacturing a semiconductor device, comprising the steps of: (a)提供具有第一表面和与所述第一表面相反的第二表面的引线框,所述引线框具有管芯垫、与所述管芯垫连续形成的支撑引线以及各具有内段引线和与所述内段引线连续形成的外段引线的多个引线,各所述支撑引线具有偏置部分,使得所述管芯垫的所述第一表面朝向所述多个引线的每一个的所述内段引线的所述第二表面一侧,而不朝向所述多个引线的每一个的所述内段引线的所述第一表面一侧;(a) providing a lead frame having a first surface and a second surface opposite to the first surface, the lead frame having a die pad, support leads formed continuously with the die pad, and inner segment leads each and a plurality of leads of an outer segment lead formed continuously with the inner segment lead, each of the support leads having an offset portion such that the first surface of the die pad faces toward each of the plurality of leads a side of the second surface of the inner segment lead other than the first surface side of the inner segment lead of each of the plurality of leads; (b)在所述管芯垫上安装半导体芯片,所述半导体芯片在其主表面和与所述主表面相反的背面上形成有多个半导体元件和键合焊盘,所述半导体芯片的尺寸大于所述管芯垫的尺寸,所述半导体芯片被安装成使所述半导体芯片的所述背面面对所述管芯垫的所述第一表面;(b) mounting a semiconductor chip on the die pad, the semiconductor chip having a plurality of semiconductor elements and bonding pads formed on its main surface and the back surface opposite to the main surface, the size of the semiconductor chip being larger than the size of the die pad, the semiconductor chip being mounted such that the back side of the semiconductor chip faces the first surface of the die pad; (c)通过多个键合引线分别电连接所述多个引线的所述内段引线和所述半导体芯片的所述键合焊盘;(c) respectively electrically connecting the inner segment leads of the plurality of leads and the bonding pads of the semiconductor chip through a plurality of bonding wires; (d)在模具中设置具有所述半导体芯片的所述引线框,使得所述半导体芯片的所述背面和所述模具的凹腔下部内侧之间的第一距离在所述半导体芯片的厚度方向上小于所述半导体芯片的所述主表面和所述模具的凹腔上部内侧之间的第二距离,所述模具具有上模、下模和用来注入模制材料的浇口部分,所述上模和所述下模都形成有所述浇口部分;(d) disposing the lead frame with the semiconductor chip in a mold such that a first distance between the back surface of the semiconductor chip and the inner side of the cavity lower part of the mold is in the thickness direction of the semiconductor chip smaller than the second distance between the main surface of the semiconductor chip and the upper inner side of the cavity of the mold, the mold has an upper mold, a lower mold and a gate portion for injecting molding material, the Both the upper mold and the lower mold are formed with the gate portion; (e)通过转移模塑从所述浇口部分向所述模具的所述凹腔中注入树脂,从而用所述树膜密封所述半导体芯片、所述多个键合引线、所述多个引线的所述内段引线以及所述管芯垫。(e) injecting resin into the cavity of the mold from the gate portion by transfer molding, thereby sealing the semiconductor chip, the plurality of bonding wires, the plurality of The inner segment lead of the lead and the die pad. 17.根据权利要求14的制造方法,其中所述树脂形成为四边形,所述外段引线从所述树脂的四个边伸出。17. The manufacturing method according to claim 14, wherein said resin is formed in a quadrangular shape, and said outer segment leads protrude from four sides of said resin. 18.根据权利要求17的制造方法,其中在步骤(e)之后还包括以鸥翼状形成所述外段引线的步骤以便用于印刷电路板上的表面安装。18. The manufacturing method according to claim 17, further comprising a step of forming said outer segment lead in a gull-wing shape for surface mounting on a printed circuit board after step (e). 19.一种半导体器件的制造方法,包括以下步骤:19. A method of manufacturing a semiconductor device, comprising the steps of: (a)提供半导体芯片和引线框,所述半导体芯片在其主表面和与所述主表面相反的背面上形成有多个半导体元件和键合焊盘,所述引线框具有管芯垫、与所述管芯垫连续形成的支撑引线以及各具有内段引线和与所述内段引线连续形成的外段引线的多个引线,所述多个引线的所述内段引线的端部设置成在平面图上围绕所述管芯垫,各所述支撑引线具有偏置部分,使得所述管芯垫的上表面在所述引线框的厚度方向上低于所述多个引线的每一个的所述内段引线的所述端部的上表面,所述管芯垫的尺寸小于所述半导体芯片的尺寸;(a) providing a semiconductor chip having a plurality of semiconductor elements and bonding pads formed on its main surface and a back surface opposite to the main surface, and a lead frame having a die pad, and The support leads formed continuously on the die pad and a plurality of leads each having an inner segment lead and an outer segment lead formed continuously with the inner segment lead, the ends of the inner segment leads of the plurality of leads are arranged to Surrounding the die pad in plan view, each of the support leads has an offset portion such that the upper surface of the die pad is lower than each of the plurality of leads in the thickness direction of the lead frame. an upper surface of the end portion of the inner segment lead, the size of the die pad is smaller than the size of the semiconductor chip; (b)在所述管芯垫上安装所述半导体芯片,使得所述半导体芯片的所述背面键合于所述管芯垫的所述上表面,并且使所述多个引线的所述内段引线的所述端部在所述半导体芯片的侧面附近围绕所述半导体芯片;(b) mounting the semiconductor chip on the die pad such that the back surface of the semiconductor chip is bonded to the upper surface of the die pad and the inner segments of the plurality of leads are the ends of the leads surround the semiconductor chip near the sides of the semiconductor chip; (c)通过多个键合引线分别电连接所述多个引线的所述内段引线的所述端部和所述半导体芯片的所述键合焊盘;(c) electrically connecting the ends of the inner segment leads of the plurality of leads and the bonding pads of the semiconductor chip through a plurality of bonding wires; (d)在模具中设置具有所述半导体芯片的所述引线框,使得所述管芯垫的所述下表面和所述模具的凹腔下部内侧之间的距离在所述半导体芯片的厚度方向上小于所述半导体芯片的所述主表面和所述模具的凹腔上部内侧之间的距离;以及(d) disposing the lead frame with the semiconductor chip in a mold such that the distance between the lower surface of the die pad and the inner side of the cavity lower part of the mold is in the thickness direction of the semiconductor chip is smaller than the distance between the main surface of the semiconductor chip and the inner side of the cavity upper part of the mold; and (e)通过转移模塑从位于所述半导体芯片的一边一侧的所述模具的浇口向所述模具的所述凹腔中注入树脂,从而用所述树膜密封所述半导体芯片、所述多个键合引线、所述多个引线的所述内段引线以及所述管芯垫。(e) injecting resin into the concave cavity of the mold from the gate of the mold located on one side of the semiconductor chip by transfer molding, thereby sealing the semiconductor chip, the The plurality of bonding wires, the inner section of the plurality of leads, and the die pad. 20.根据权利要求19的制造方法,其中各所述支撑引线具有所述偏置部分,使得所述引线的所述内段引线的所述端部位于步骤(a)中的所述半导体芯片的厚度范围内。20. The manufacturing method according to claim 19, wherein each of said supporting leads has said offset portion so that said end portion of said inner section lead of said leads is positioned at said semiconductor chip in step (a). within the thickness range. 21.根据权利要求19的制造方法,其中所述树脂形成为四边形,所述引线的所述外段引线从所述树脂的四个边伸出。21. The manufacturing method according to claim 19, wherein said resin is formed in a quadrangular shape, and said outer segment leads of said leads protrude from four sides of said resin. 22.根据权利要求21的制造方法,其中在步骤(e)之后还包括以鸥翼状形成所述引线的各所述外段引线的步骤以便用于印刷电路板上的表面安装。22. The manufacturing method according to claim 21, further comprising a step of forming each of said outer segment leads of said leads in a gull-wing shape for surface mounting on a printed circuit board after step (e). 23.根据权利要求19的制造方法,其中执行所述步骤(e)使得所述半导体芯片的所述主表面和所述模具的所述凹腔上部内侧之间所述树脂的厚度在所述半导体芯片的所述厚度方向上基本等于所述半导体芯片的所述背面和所述模具的所述凹腔下部内侧之间所述树脂的厚度。23. The manufacturing method according to claim 19, wherein said step (e) is performed such that the thickness of said resin between said main surface of said semiconductor chip and said cavity upper inner side of said mold is within the thickness of said semiconductor chip. The thickness direction of the chip is substantially equal to the thickness of the resin between the back surface of the semiconductor chip and the inner side of the cavity lower portion of the mold. 24.一种半导体器件的制造方法,包括以下步骤:24. A method of manufacturing a semiconductor device, comprising the steps of: (a)提供半导体芯片和引线框,所述半导体芯片在其主表面和与所述主表面相反的背面上形成有多个半导体元件和键合焊盘,所述引线框具有管芯垫、与所述管芯垫连续形成的支撑引线以及各具有内段引线和与所述内段引线连续形成的外段引线的多个引线,所述多个引线的所述内段引线的端部设置成在平面图上围绕所述管芯垫,各所述支撑引线具有偏置部分,使得所述管芯垫的所述上表面在所述引线框的厚度方向上低于所述多个引线的每一个的所述内段引线的所述端部的上表面,所述管芯垫的尺寸小于所述半导体芯片的尺寸;(a) providing a semiconductor chip having a plurality of semiconductor elements and bonding pads formed on its main surface and a back surface opposite to the main surface, and a lead frame having a die pad, and The support leads formed continuously on the die pad and a plurality of leads each having an inner segment lead and an outer segment lead formed continuously with the inner segment lead, the ends of the inner segment leads of the plurality of leads are arranged to Surrounding the die pad in plan view, each of the support leads has an offset portion such that the upper surface of the die pad is lower than each of the plurality of leads in the thickness direction of the lead frame the upper surface of the end portion of the inner segment lead, the size of the die pad is smaller than the size of the semiconductor chip; (b)在所述管芯垫上安装所述半导体芯片,使得所述半导体芯片的所述背面键合于所述管芯垫的所述上表面,并且使所述多个引线的所述内段引线的所述端部在所述半导体芯片的侧面附近围绕所述半导体芯片;(b) mounting the semiconductor chip on the die pad such that the back surface of the semiconductor chip is bonded to the upper surface of the die pad and the inner segments of the plurality of leads are the ends of the leads surround the semiconductor chip near the sides of the semiconductor chip; (c)通过多个键合引线分别电连接所述多个引线的所述内段引线的所述端部和所述半导体芯片的所述键合焊盘;(c) electrically connecting the ends of the inner segment leads of the plurality of leads and the bonding pads of the semiconductor chip through a plurality of bonding wires; (d)在模具中设置具有所述半导体芯片的所述引线框,使得所述半导体芯片的所述主表面和所述模具的凹腔上部内侧之间的距离在所述半导体芯片的厚度方向上基本等于从所述管芯垫露出的所述半导体芯片的所述背面和所述模具的凹腔下部内侧之间的距离;以及(d) setting the lead frame with the semiconductor chip in a mold so that the distance between the main surface of the semiconductor chip and the inner side of the cavity upper part of the mold is in the thickness direction of the semiconductor chip substantially equal to the distance between the backside of the semiconductor chip exposed from the die pad and the inner side of the cavity lower portion of the mold; and (e)通过转移模塑从位于所述半导体芯片的一边一侧的所述模具的浇口向所述模具的所述凹腔中注入树脂,从而用所述树膜密封所述半导体芯片、所述多个键合引线、所述多个引线的所述内段引线以及所述管芯垫。(e) injecting resin into the concave cavity of the mold from the gate of the mold located on one side of the semiconductor chip by transfer molding, thereby sealing the semiconductor chip, the The plurality of bonding wires, the inner section of the plurality of leads, and the die pad. 25.根据权利要求24的制造方法,其中各所述支撑引线具有所述偏置部分,使得所述引线的所述内段引线的所述端部位于步骤(a)中的所述半导体芯片的厚度范围内。25. The manufacturing method according to claim 24, wherein each of said support leads has said offset portion so that said end portion of said inner section lead of said leads is positioned at said semiconductor chip in step (a). within the thickness range. 26.根据权利要求24的制造方法,其中所述树脂形成为四边形,所述引线的所述外段引线从所述树脂的四个边伸出。26. The manufacturing method according to claim 24, wherein said resin is formed in a quadrangular shape, and said outer segment leads of said leads protrude from four sides of said resin. 27.根据权利要求26的制造方法,其中在步骤(e)之后还包括以鸥翼状形成所述引线的各所述外段引线的步骤以便用于印刷电路板上的表面安装。27. The manufacturing method according to claim 26, further comprising, after step (e), the step of forming each of said outer segment leads of said leads in a gull-wing shape for surface mounting on a printed circuit board. 28.一种半导体器件的制造方法,包括以下步骤:28. A method of manufacturing a semiconductor device, comprising the steps of: (a)提供半导体芯片和引线框,所述半导体芯片在其主表面和与所述主表面相反的背面上形成有多个半导体元件和键合焊盘,所述引线框具有管芯垫、与所述管芯垫连续形成的支撑引线以及各具有内段引线和与所述内段引线连续形成的外段引线的多个引线,所述多个引线的所述内段引线的端部设置成在平面图上围绕所述管芯垫,所述管芯垫的尺寸小于所述半导体芯片的尺寸;(a) providing a semiconductor chip having a plurality of semiconductor elements and bonding pads formed on its main surface and a back surface opposite to the main surface, and a lead frame having a die pad, and The support leads formed continuously on the die pad and a plurality of leads each having an inner segment lead and an outer segment lead formed continuously with the inner segment lead, the ends of the inner segment leads of the plurality of leads are arranged to Surrounding the die pad in plan view, the size of the die pad is smaller than the size of the semiconductor chip; (b)在所述管芯垫上安装所述半导体芯片,使得所述半导体芯片键合于所述管芯垫,并且使所述多个引线的所述内段引线的所述端部围绕所述半导体芯片;(b) mounting the semiconductor chip on the die pad such that the semiconductor chip is bonded to the die pad and the end of the inner segment lead of the plurality of leads surrounds the semiconductor chips; (c)通过多个键合引线分别电连接所述多个引线的所述内段引线的所述端部和所述半导体芯片的所述键合焊盘;(c) electrically connecting the ends of the inner segment leads of the plurality of leads and the bonding pads of the semiconductor chip through a plurality of bonding wires; (d)在具有上模和下模的模具中设置具有所述半导体芯片的所述引线框,使得所述半导体芯片、所述多个键合引线和所述管芯垫位于由所述模具的所述上模和所述下模限定的凹腔中,并且在所述多个引线的每一个的所述内段引线和所述外段引线之间的边界处用所述模具的所述上模和下模夹住所述引线框,所述模具具有用来向所述凹腔注入模制材料的浇口部分,所述上模和所述下模都形成有所述浇口部分;(d) disposing the lead frame with the semiconductor chip in a mold having an upper mold and a lower mold such that the semiconductor chip, the plurality of bonding wires and the die pad are positioned by the mold of the mold. in the cavity defined by the upper die and the lower die, and at the boundary between the inner segment lead and the outer segment lead of each of the plurality of leads with the upper die of the die a mold and a lower mold clamp the lead frame, the mold has a gate portion for injecting molding material into the cavity, and both the upper mold and the lower mold are formed with the gate portion; (e)通过转移模塑从所述模具的所述浇口部分向所述半导体芯片的一边一侧将树脂注入到所述模具的所述凹腔中,从而用所述树膜密封所述半导体芯片、所述多个键合引线、所述多个引线的所述内段引线以及所述管芯垫。(e) injecting resin into the cavity of the mold from the gate portion of the mold toward one side of the semiconductor chip by transfer molding, thereby sealing the semiconductor with the resin film A chip, the plurality of bonding wires, the inner segment of the plurality of leads, and the die pad. 29.根据权利要求28的制造方法,其中各所述支撑引线具有内段和与所述内段连续形成的外段,在步骤(d)中用所述模具的所述上模和下模在各所述支撑引线的所述内段和所述外段之间的边界处夹住所述支撑引线,且所述模具的所述浇口部分位于所述支撑引线之一处。29. The manufacturing method according to claim 28, wherein each of said support leads has an inner section and an outer section formed continuously with said inner section, and said upper and lower molds of said mold are used in step (d) to The support leads are clamped at a boundary between the inner section and the outer section of each of the support leads, and the gate portion of the mold is located at one of the support leads. 30.根据权利要求29的制造方法,其中所述树脂形成为四边形,所述支撑引线的所述外段从所述树脂的四个角部向外伸出,所述多个引线的所述外段引线从所述树脂的四个边向外伸出。30. The manufacturing method according to claim 29, wherein said resin is formed in a quadrangular shape, said outer sections of said supporting leads protrude outward from four corners of said resin, said outer sections of said plurality of leads Segment leads protrude outward from the four sides of the resin. 31.根据权利要求30的制造方法,其中所述模具的所述浇口部分位于所述树脂的四个角部中的一个角部处。31. The manufacturing method according to claim 30, wherein said gate portion of said mold is located at one of four corners of said resin. 32.根据权利要求31的制造方法,其中在步骤(e)之后还包括以鸥翼状形成所述多个引线的各所述外段引线的步骤以便用于印刷电路板上的表面安装。32. The manufacturing method according to claim 31, further comprising, after step (e), the step of forming each of said outer segment leads of said plurality of leads in a gull-wing shape for surface mounting on a printed circuit board. 33.根据权利要求32的制造方法,其中在步骤(e)之后还包括切割所述支撑引线以便在所述边界处分离所述支撑引线的所述外段的步骤。33. The manufacturing method according to claim 32, further comprising the step of cutting said support lead to separate said outer section of said support lead at said boundary after step (e). 34.根据权利要求28的制造方法,其中在所述步骤(b)中用粘合剂将所述半导体芯片的所述背面键合于所述管芯垫的表面。34. The manufacturing method according to claim 28, wherein said back surface of said semiconductor chip is bonded to a surface of said die pad with an adhesive in said step (b). 35.一种半导体器件的制造方法,包括以下步骤:35. A method of manufacturing a semiconductor device, comprising the steps of: (a)提供半导体芯片和引线框,(a) provide semiconductor chips and lead frames, 所述半导体芯片在其主表面和与所述主表面相反的背面上形成有多个半导体元件和键合焊盘,The semiconductor chip has a plurality of semiconductor elements and bonding pads formed on its main surface and a back surface opposite to the main surface, 所述引线框具有管芯垫、与所述管芯垫连续形成的支撑引线以及各具有内段引线和与所述内段引线连续形成的外段引线的多个引线,所述多个引线的所述内段引线的一端设置成在平面图上围绕所述管芯垫,各所述支撑引线具有偏置部分,使得所述管芯垫的上表面在所述引线框的厚度方向上低于所述多个引线的各所述一端的上表面,所述管芯垫的尺寸小于所述半导体芯片的尺寸;The lead frame has a die pad, a support lead formed continuously with the die pad, and a plurality of leads each having an inner segment lead and an outer segment lead formed continuously with the inner segment lead, the plurality of leads having One end of the inner segment lead is disposed to surround the die pad in plan view, and each of the support leads has an offset portion such that an upper surface of the die pad is lower than the die pad in a thickness direction of the lead frame. an upper surface of each of the one ends of the plurality of leads, the size of the die pad is smaller than the size of the semiconductor chip; (b)在所述管芯垫上安装所述半导体芯片,使得所述半导体芯片的所述背面键合于所述管芯垫的所述上表面,并且使所述多个引线的所述一端在所述半导体芯片的侧面附近围绕所述半导体芯片;(b) mounting the semiconductor chip on the die pad such that the back surface of the semiconductor chip is bonded to the upper surface of the die pad and the one ends of the plurality of leads are Surrounding the semiconductor chip near sides of the semiconductor chip; (c)通过多个键合引线分别电连接所述多个引线的所述一端和所述半导体芯片的所述键合焊盘;(c) electrically connecting the one end of the plurality of leads and the bonding pad of the semiconductor chip through a plurality of bonding wires; (d)在具有上模和下模的模具中设置具有所述半导体芯片的所述引线框,使得所述半导体芯片、所述多个键合引线、所述管芯垫和所述多个引线的所述一端位于由所述模具的所述上模和所述下模限定的凹腔中,并且在与所述多个引线的所述一端相反的部分用所述模具的所述上模和下模夹住所述引线框,使得所述管芯垫的下表面和所述下模的内侧之间的距离在所述半导体芯片的厚度方向上小于所述半导体芯片的所述主表面和所述上模的内侧之间的距离,所述模具具有在所述模具的所述凹腔的一边一侧用来向所述凹腔注入模制材料的浇口;(d) setting the lead frame with the semiconductor chip in a mold having an upper mold and a lower mold such that the semiconductor chip, the plurality of bonding wires, the die pad, and the plurality of leads The one end of the lead wire is located in a cavity defined by the upper mold and the lower mold of the mold, and the upper mold and the lower mold of the mold are used at the part opposite to the one end of the plurality of leads. The lower mold clamps the lead frame so that a distance between the lower surface of the die pad and the inner side of the lower mold is smaller than the main surface of the semiconductor chip and the inner side of the lower mold in the thickness direction of the semiconductor chip. The distance between the inner sides of the upper mold, the mold has a gate on one side of the cavity of the mold for injecting molding material into the cavity; (e)通过转移模塑从所述模具的所述浇口向所述模具的所述凹腔注入树脂,从而用所述树膜密封所述半导体芯片、所述多个键合引线、所述多个引线的一部分以及所述管芯垫。(e) injecting resin from the gate of the mold into the cavity of the mold by transfer molding, thereby sealing the semiconductor chip, the plurality of bonding wires, the A portion of the plurality of leads and the die pad. 36.根据权利要求35的制造方法,其中各所述支撑引线具有内段和与所述内段连续形成的外段,在步骤(d)中用所述模具的所述上模和下模在各所述支撑引线的所述内段和所述外段之间的边界处夹住所述支撑引线,且所述模具的所述浇口位于所述支撑引线之一处。36. The manufacturing method according to claim 35, wherein each of said support leads has an inner section and an outer section formed continuously with said inner section, and said upper mold and lower mold of said mold are used in step (d) The support leads are clamped at a boundary between the inner section and the outer section of each of the support leads, and the gate of the mold is located at one of the support leads. 37.根据权利要求36的制造方法,其中所述树脂形成为四边形,所述支撑引线的所述外段从所述树脂的四个角部向外伸出。37. The manufacturing method according to claim 36, wherein said resin is formed in a quadrangular shape, and said outer sections of said supporting leads protrude outward from four corners of said resin. 38.根据权利要求37的制造方法,其中所述模具的所述浇口位于所述树脂的四个角部中的一个角部处。38. The manufacturing method according to claim 37, wherein said gate of said mold is located at one of four corners of said resin. 39.根据权利要求38的制造方法,其中在步骤(e)之后还包括切割所述支撑引线以便在所述边界处分离所述支撑引线的所述外段的步骤。39. The manufacturing method according to claim 38, further comprising the step of cutting said support lead to separate said outer section of said support lead at said boundary after step (e). 40.根据权利要求35的制造方法,其中在所述步骤(b)中用粘合剂将所述半导体芯片的所述背面键合于所述管芯垫的表面。40. The manufacturing method according to claim 35, wherein said back surface of said semiconductor chip is bonded to a surface of said die pad with an adhesive in said step (b). 41.根据权利要求40的制造方法,其中除了与所述管芯垫键合的区域外,部分所述树脂接触所述半导体芯片的所述背面。41. The manufacturing method according to claim 40, wherein a part of said resin contacts said back surface of said semiconductor chip except a region bonded to said die pad. 42.根据权利要求40的制造方法,其中所述管芯垫在平面图上具有交叉形状,确定所述交叉形状的四个条带的每一条的宽度比各所述支撑引线的宽度宽。42. The manufacturing method according to claim 40, wherein said die pad has a cross shape in plan view, and each of four strips defining said cross shape has a width wider than that of each of said supporting leads.
CNB961805552A 1996-12-26 1996-12-26 Molded plastic type semiconductor device and its manufacturing process Expired - Fee Related CN1143371C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB961805552A CN1143371C (en) 1996-12-26 1996-12-26 Molded plastic type semiconductor device and its manufacturing process

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB961805552A CN1143371C (en) 1996-12-26 1996-12-26 Molded plastic type semiconductor device and its manufacturing process

Publications (2)

Publication Number Publication Date
CN1242105A CN1242105A (en) 2000-01-19
CN1143371C true CN1143371C (en) 2004-03-24

Family

ID=5127986

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB961805552A Expired - Fee Related CN1143371C (en) 1996-12-26 1996-12-26 Molded plastic type semiconductor device and its manufacturing process

Country Status (1)

Country Link
CN (1) CN1143371C (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101447438B (en) * 2001-12-14 2010-12-01 瑞萨电子株式会社 Manufacturing method of semiconductor device
JP4039298B2 (en) * 2003-04-08 2008-01-30 株式会社デンソー Resin-sealed semiconductor device, manufacturing method thereof, and mold
WO2011142006A1 (en) * 2010-05-12 2011-11-17 ルネサスエレクトロニクス株式会社 Semiconductor device and method for manufacturing same

Also Published As

Publication number Publication date
CN1242105A (en) 2000-01-19

Similar Documents

Publication Publication Date Title
KR100703830B1 (en) Manufacturing Method of Resin Sealed Semiconductor Device
US6812063B2 (en) Semiconductor package and fabricating method thereof
CN1154184C (en) Semiconductor device packaged by resin
CN1168140C (en) Semiconductor package and method of manufacturing the same
CN1490870A (en) Lead frame, manufacturing method thereof, and semiconductor device manufactured using the lead frame
CN1659698A (en) Quad flat non-leaded package comprising a semiconductor device
CN1735963A (en) Semiconductor package with partially prefabricated patterned lead frame and method of manufacturing the same
CN1489192A (en) Semiconductor device manufacturing method
CN1204622C (en) Semiconductor device and manufacture method thereof
CN1777988A (en) Taped lead frames and methods of making and using the same in semiconductor packaging
CN1419286A (en) Wire lead frame, resin steal model and semiconductor using same
CN108206170A (en) There is semiconductor package and its manufacturing process that pin side wall climbs tin
CN116601749A (en) Method of forming surface mount integrated circuit package with solder reinforced leadframe terminals
JP5767294B2 (en) Semiconductor device
CN1299341C (en) Resin sealed semiconductor, resin sealing method and forming die
JP2010165777A (en) Semiconductor device and method of manufacturing the same
CN1143371C (en) Molded plastic type semiconductor device and its manufacturing process
US6696750B1 (en) Semiconductor package with heat dissipating structure
JP2006073600A (en) Semiconductor device and manufacturing method thereof
CN1441488A (en) Semiconductor device
KR20060103603A (en) Semiconductor package mold mold capable of suppressing resin leakage and semiconductor package manufacturing method using the same
JP5420737B2 (en) Manufacturing method of semiconductor device
JP4002235B2 (en) Resin-sealed semiconductor device
JP4294462B2 (en) Manufacturing method of resin-encapsulated semiconductor device
JP2006210941A (en) Semiconductor device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20040324

Termination date: 20131226