[go: up one dir, main page]

CN103531464B - Etching method of silicon nitride high depth-width ratio hole - Google Patents

Etching method of silicon nitride high depth-width ratio hole Download PDF

Info

Publication number
CN103531464B
CN103531464B CN201210229544.6A CN201210229544A CN103531464B CN 103531464 B CN103531464 B CN 103531464B CN 201210229544 A CN201210229544 A CN 201210229544A CN 103531464 B CN103531464 B CN 103531464B
Authority
CN
China
Prior art keywords
etching
hole
gas
silicon nitride
fluorocarbon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201210229544.6A
Other languages
Chinese (zh)
Other versions
CN103531464A (en
Inventor
孟令款
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ruili Flat Core Microelectronics Guangzhou Co Ltd
Original Assignee
Institute of Microelectronics of CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Institute of Microelectronics of CAS filed Critical Institute of Microelectronics of CAS
Priority to CN201210229544.6A priority Critical patent/CN103531464B/en
Publication of CN103531464A publication Critical patent/CN103531464A/en
Application granted granted Critical
Publication of CN103531464B publication Critical patent/CN103531464B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Drying Of Semiconductors (AREA)

Abstract

本发明氮化硅薄膜高深宽比孔的刻蚀方法,首先将已经形成半导体所需图形的氮化硅薄膜的半导体器件放入刻蚀腔体内,然后采用干法等离子体工艺,通入高碳链分子碳氟基气体、氧化性气体、稀释性气体、含氢碳氟基气体,加上射频功率,激发出等离子体;经过等离子体稳定步骤后,进行氮化硅薄膜的刻蚀,直至高深宽比孔的刻蚀形貌及孔径大小及深度达到要求。发明采用独特的碳氟基气体刻蚀氮化硅薄膜,通过调节气体组分、功率大小,既可控制深孔侧壁上的碳氟聚合物的沉积量避免孔的关键尺寸变大、又可去除已沉积在深孔底部的聚合物以保证刻蚀可以继续进行,进而能够调节孔的刻蚀形貌。

The etching method of the high aspect ratio hole of the silicon nitride film of the present invention first puts the semiconductor device of the silicon nitride film which has formed the pattern required by the semiconductor into the etching chamber, and then adopts the dry plasma process to pass through the high-carbon Chain molecular fluorocarbon-based gas, oxidizing gas, diluting gas, hydrogen-containing fluorocarbon-based gas, and radio frequency power are added to excite plasma; after plasma stabilization steps, silicon nitride film is etched until high-depth The etching morphology, pore size and depth of the aspect ratio holes meet the requirements. The invention uses a unique fluorocarbon-based gas to etch the silicon nitride film. By adjusting the gas composition and power, the deposition amount of the fluorocarbon polymer on the side wall of the deep hole can be controlled to avoid the key size of the hole from becoming larger, and the Removing the polymer that has deposited at the bottom of the deep hole allows the etch to continue, allowing the etch topography of the hole to be tuned.

Description

氮化硅高深宽比孔的刻蚀方法Etching Method of Silicon Nitride High Aspect Ratio Hole

技术领域technical field

本发明属于半导体集成电路制造领域,更具体地说,涉及一种氮化硅薄膜高深宽比孔的刻蚀方法。The invention belongs to the field of semiconductor integrated circuit manufacturing, and more specifically relates to an etching method for a silicon nitride film with a high aspect ratio hole.

背景技术Background technique

接触孔刻蚀是超大规模集成电路的关键技术,随着CMOS进入32nm后的工艺时代,高深宽比孔刻蚀及其填充对器件的良率有相当大的影响。对于先进的存储器而言,深宽比已经达到了40∶1以上的比例,这使得挑战更加巨大。Contact hole etching is a key technology of VLSI. As CMOS enters the technology era after 32nm, high aspect ratio hole etching and its filling have a considerable impact on the yield of devices. For advanced memories, the aspect ratio has reached more than 40:1, which makes the challenge even greater.

传统的CMOS器件的接触孔刻蚀的介质是二氧化硅薄膜,作为另一应用广泛的电介质材料氮化硅,由于其K值及应力较大几乎没有使用其作为ILD层。它主要用于硬掩摸、刻蚀或者CMP的停止层。The contact hole etching medium of traditional CMOS devices is silicon dioxide film. As another widely used dielectric material, silicon nitride is hardly used as an ILD layer due to its large K value and stress. It is mainly used as a stop layer for hard mask, etch or CMP.

与氧化硅薄膜的刻蚀相类似,对于氮化硅薄膜,一般采用碳氟基气体如CF4、CHF3、CH2F2、CH3F等来刻蚀。当前,在主流CMOS集成电路制造中,接触孔刻蚀的介质以二氧化硅为主,没有用到氮化硅。但是,随着半导体集成电路的深入发展,氮化硅作为孔刻蚀的一种电介质材料,在三、五族光电晶体器件中有了用武之地。Similar to the etching of silicon oxide film, silicon nitride film is generally etched by fluorocarbon-based gases such as CF 4 , CHF 3 , CH 2 F 2 , CH 3 F and the like. At present, in the mainstream CMOS integrated circuit manufacturing, the medium for contact hole etching is mainly silicon dioxide, and silicon nitride is not used. However, with the in-depth development of semiconductor integrated circuits, silicon nitride, as a dielectric material for hole etching, has come into play in Group III and Group V optoelectronic crystal devices.

对于氮化硅,从材料上来讲,氮化硅的生长、制备一般采用PECVD及LPCVD的方式,其与氧化硅相比,氮化硅的键能较低,易于打开,所以刻蚀二氧化硅的气体都可以用来刻蚀氮化硅,并且可获得较高的刻蚀速度。不同之处在于,氮化硅在采用含氢碳氟基气体刻蚀时,易于产生聚合物,如果在深孔中则难于去除,极易影响深孔的陡直度及CD的大小。因此,当需要制备深宽比为5∶1(CD在100nm左右)以上的深孔时,聚合物在侧壁沉积的量的多少至关重要,它决定刻蚀的形貌及反应的进程。如果聚合物太少,则难以获得理想的刻蚀形貌,并且选择比低,难以控制孔的关键尺寸CD的大小;然而,如果深孔中沉积太多的碳氟聚合物薄膜,则将对侧壁及底部起到化学抑制剂的作用,会导致刻蚀中止。For silicon nitride, in terms of materials, the growth and preparation of silicon nitride generally adopt PECVD and LPCVD methods. Compared with silicon oxide, silicon nitride has a lower bond energy and is easier to open, so etching silicon dioxide All gases can be used to etch silicon nitride, and a higher etching rate can be obtained. The difference is that when silicon nitride is etched with hydrogen-containing fluorocarbon-based gases, it is easy to produce polymers, and it is difficult to remove if it is in a deep hole, which easily affects the steepness of the deep hole and the size of CD. Therefore, when it is necessary to prepare deep holes with an aspect ratio of 5:1 (CD is about 100nm), the amount of polymer deposited on the sidewall is very important, which determines the etching morphology and reaction process. If the polymer is too little, it is difficult to obtain the ideal etching morphology, and the selectivity is low, it is difficult to control the size of the critical dimension CD of the hole; however, if too much fluorocarbon polymer film is deposited in the deep hole, it will be harmful The sidewalls and bottom act as chemical inhibitors that cause etch to stop.

因此,需要一种能够控制深孔中碳氟聚合物沉积量的氮化硅薄膜的孔刻蚀方法。Therefore, there is a need for a method for hole etching of silicon nitride thin films capable of controlling the deposition amount of fluorocarbon polymer in deep holes.

发明内容Contents of the invention

本发明的目的是克服现有技术的缺陷,提供一种氮化硅薄膜高深宽比孔的刻蚀方法,既可控制深孔侧壁上的碳氟聚合物的沉积量、又可去除已沉积在深孔底部的聚合物以保证刻蚀可以继续进行,进而能够调节孔的刻蚀形貌。The purpose of the present invention is to overcome the defects of the prior art and provide a method for etching silicon nitride film high aspect ratio holes, which can control the deposition amount of fluorocarbon polymer on the side wall of the deep hole and remove the deposited The polymer at the bottom of the deep hole ensures that the etching can continue, which in turn can adjust the etched topography of the hole.

实现本发明目的的技术方案是:The technical scheme that realizes the object of the present invention is:

一种氮化硅高深宽比孔的刻蚀方法,首先将已经形成半导体所需图形的氮化硅薄膜的半导体器件放入刻蚀腔体内,接着还包括如下步骤:采用干法等离子体工艺,向所述刻蚀腔体内通入高碳链分子碳氟基气体、氧化性气体、含氢碳氟基气体,加上射频功率,激发出等离子体;经过等离子体稳定步骤后,进行氮化硅薄膜的刻蚀,直至所述孔的刻蚀形貌、孔径大小及深度达到要求。A silicon nitride high aspect ratio hole etching method, first puts the silicon nitride thin film semiconductor device with the desired pattern of semiconductor into the etching chamber, and then further includes the following steps: adopting dry plasma process, Introduce high-carbon chain molecular fluorocarbon-based gas, oxidizing gas, and hydrogen-containing fluorocarbon-based gas into the etching chamber, and add radio frequency power to excite plasma; after the plasma stabilization step, perform silicon nitride Etching the thin film until the etched morphology, pore size and depth of the holes meet the requirements.

其中,所述高碳链分子碳氟基气体在刻蚀氮化硅的同时,还产生含碳氟的聚合物薄膜沉积在孔洞侧壁及底部,从而对氮化硅形成各向异性的刻蚀;所述含氢碳氟基气体在对氮化硅薄膜的化学性刻蚀并提升刻蚀速度的同时,还产生含有碳氟的聚合物分子也沉积在孔洞侧壁及底部;所述氧化性气体将所述孔的底部的碳氟聚合物轰击并反应掉使得刻蚀不至于停止,同时所述氧化性气体将所述孔侧壁上沉积的碳氟聚合物去除一部分,另一部分碳氟聚合物保留在所述孔侧壁上。Wherein, the high-carbon chain molecular fluorocarbon-based gas also produces a fluorocarbon-containing polymer film deposited on the sidewall and bottom of the hole while etching silicon nitride, thereby forming anisotropic etching of silicon nitride. ; When the hydrogen-containing fluorocarbon-based gas chemically etches the silicon nitride film and improves the etching speed, it also produces polymer molecules containing fluorocarbon and deposits on the sidewall and bottom of the hole; the oxidizing The gas bombards and reacts the fluorocarbon polymer at the bottom of the hole so that the etching will not stop. At the same time, the oxidizing gas removes part of the fluorocarbon polymer deposited on the side wall of the hole, and the other part of the fluorocarbon polymer The material remains on the sidewall of the hole.

当增加所述高碳链分子碳氟基气体从而增加聚合物的量时,所述孔的形貌为略倾斜;当增加所述氧化性气体时,所述孔的形貌为陡直;通过将参数调节到介于上述二者之间时,即可根据需求而获得不同的孔的刻蚀形貌。When increasing the high carbon chain molecule fluorocarbon-based gas to increase the amount of the polymer, the shape of the hole is slightly inclined; when increasing the oxidizing gas, the shape of the hole is steep; by When the parameters are adjusted to be between the above two, different etching shapes of holes can be obtained according to requirements.

优选地,在向所述刻蚀腔体内通入高碳链分子碳氟基气体、氧化性气体、含氢碳氟基气体的同时,还通入用于形成稳定的等离子体的稀释性气体。Preferably, while the high carbon chain molecule fluorocarbon-based gas, oxidizing gas, and hydrogen-containing fluorocarbon-based gas are introduced into the etching chamber, a diluent gas for forming a stable plasma is also introduced.

其中所述高碳链分子碳氟基气体选自C4F6、C4F8中至少其一;所述碳氟基气体选自CHF3、CH2F2及CH3F中至少其一;所述氧化性气体为O2;所述稀释性气体为He或Ar。Wherein the high carbon chain molecule fluorocarbon-based gas is selected from at least one of C 4 F 6 and C 4 F 8 ; the fluorocarbon-based gas is selected from at least one of CHF 3 , CH 2 F 2 and CH 3 F ; the oxidizing gas is O 2 ; the diluting gas is He or Ar.

在一个实施例中,刻蚀陡直形貌的高深宽比孔时,采用中微半导体Primo-DRIE腔体,采用双射频系统,高频为60MHz,低频为2MHz,两者之间去耦合,高低频功率选择500W/1500W,腔体压力保持在40mt,通入气体包括:30sccm C4F8,70sccm CH2F2,80sccm O2,300sccm Ar。In one embodiment, when etching a high aspect ratio hole with a steep shape, a medium and micro semiconductor Primo-DRIE cavity is used, and a dual radio frequency system is used, with a high frequency of 60 MHz and a low frequency of 2 MHz, decoupling between the two, The high and low frequency power selection is 500W/1500W, the cavity pressure is kept at 40mt, and the gas introduced includes: 30sccm C 4 F 8 , 70sccm CH 2 F 2 , 80sccm O 2 , 300sccm Ar.

在另一个实施例中,刻蚀略倾斜形貌的高深宽比孔时,采用中微半导体Primo-DRIE腔体,采用双射频系统,高频为60MHz,低频为2MHz,两者之间去耦合,高低频功率选择500W/1500W,腔体压力保持在40mt,通入气体包括:40sccm C4F8,70sccm CH2F2,80sccmO2,300sccm Ar。In another embodiment, when etching a high aspect ratio hole with a slightly inclined shape, the Primo-DRIE cavity of Zhongwei Semiconductor is used, and a dual radio frequency system is adopted, with a high frequency of 60MHz and a low frequency of 2MHz, and the decoupling between the two , The high and low frequency power selection is 500W/1500W, the cavity pressure is kept at 40mt, and the gas introduced includes: 40sccm C4F8, 70sccm CH2F2, 80sccmO2, 300sccm Ar.

在又一个实施例中,其特征在于,还可以通过以下方式刻蚀略倾斜形貌的高深宽比孔:采用中微半导体Primo-DRIE腔体,采用双射频系统,高频为60MHz,低频为2MHz,两者之间去耦合,高低频功率选择500W/1500W,腔体压力40mt,通入气体包括:30sccm C4F8,70sccm CH2F2,70sccm O2,300sccm Ar。In yet another embodiment, it is characterized in that the high aspect ratio hole with a slightly inclined shape can also be etched by the following method: using the Sinomicro Semiconductor Primo-DRIE cavity, using a dual radio frequency system, the high frequency is 60MHz, and the low frequency is 2MHz, decoupling between the two, high and low frequency power selection 500W/1500W, chamber pressure 40mt, gas flow includes: 30sccm C4F8, 70sccm CH2F2, 70sccm O2, 300sccm Ar.

本发明所述半导体器件为单层结构,刻蚀停止在硅衬底上;或者所述半导体器件为多层结构,刻蚀停止在介电层之上或之下。其中介电层的材质是氧化硅、硅或其他衬底。The semiconductor device of the present invention has a single-layer structure, and the etching stops on the silicon substrate; or the semiconductor device has a multi-layer structure, and the etching stops above or below the dielectric layer. The material of the dielectric layer is silicon oxide, silicon or other substrates.

本发明氮化硅薄膜高深宽比孔的刻蚀方法,采用独特的碳氟基气体刻蚀氮化硅薄膜,通过调节气体组分、功率大小,实现了对氮化硅深孔的各向异性及快速刻蚀,既可控制深孔侧壁上的碳氟聚合物的沉积量避免孔的关键尺寸变大、又可去除已沉积在深孔底部的聚合物以保证刻蚀可以继续进行,进而能够调节孔的刻蚀形貌,获得满意的高深宽比孔的结构。The etching method of silicon nitride film with high aspect ratio hole of the present invention adopts unique fluorocarbon-based gas to etch silicon nitride film, and realizes the anisotropy of silicon nitride deep hole by adjusting gas composition and power And fast etching, which can control the deposition amount of fluorocarbon polymer on the side wall of the deep hole to avoid the critical dimension of the hole from becoming larger, and remove the polymer deposited at the bottom of the deep hole to ensure that the etching can continue, and then The etching morphology of the holes can be adjusted to obtain a satisfactory structure of holes with a high aspect ratio.

附图说明Description of drawings

图1为本发明的带有光刻显影出所需图形的氮化硅薄膜结构的晶片;Fig. 1 is the wafer that has the silicon nitride film structure that photolithography develops desired pattern of the present invention;

图2为本发明一个实施例中,单层氮化硅薄膜的高深宽比孔的陡直刻蚀形貌截面图;Fig. 2 is a cross-sectional view of a steep etched topography of a high aspect ratio hole in a single-layer silicon nitride film in one embodiment of the present invention;

图3为本发明另一个实施例中,单层氮化硅薄膜的高深宽比孔的略倾斜刻蚀形貌截面图;Fig. 3 is another embodiment of the present invention, the cross-sectional view of the slightly inclined etching morphology of the high aspect ratio hole of the single-layer silicon nitride film;

图4为本发明又一个实施例中,多层结构氮化硅薄膜的高深宽比孔的刻蚀形貌截面图。Fig. 4 is a cross-sectional view of etching topography of a high aspect ratio hole in a multilayer silicon nitride film in another embodiment of the present invention.

具体实施方式detailed description

以下结合附图并以具体实施方式为例,对本发明进行详细说明。但是,本领域技术人员应该知晓的是,本发明不限于所列出的具体实施方式,只要符合本发明的精神,都应该包括于本发明的保护范围内。The present invention will be described in detail below in conjunction with the accompanying drawings and by taking specific implementations as examples. However, those skilled in the art should know that the present invention is not limited to the specific embodiments listed, as long as it conforms to the spirit of the present invention, it should be included in the protection scope of the present invention.

本发明氮化硅高深宽比孔的刻蚀方法包括如下步骤:The etching method of the silicon nitride high aspect ratio hole of the present invention comprises the following steps:

首先将带有光刻显影出所需图形的氮化硅薄膜结构的晶片放入刻蚀腔体;然后采用干法等离子体工艺,通入高碳链分子碳氟基气体、氧化性气体、稀释性气体、含氢碳氟基气体,加上射频功率,激发出等离子体;经过等离子体稳定步骤后,进行氮化硅薄膜的刻蚀,直至高深宽比孔的刻蚀形貌及孔径大小及深度达到要求。First, put the silicon nitride film structure wafer with the required pattern developed by photolithography into the etching chamber; Inert gas, hydrogen-containing fluorocarbon-based gas, and radio frequency power are added to excite the plasma; after the plasma stabilization step, the silicon nitride film is etched until the etching morphology and aperture size of the high aspect ratio hole and Depth meets requirements.

本发明的高碳链分子碳氟基气体可从C4F6、C4F8中选择至少其一;含氢碳氟基气体可从CHF3、CH2F2及CH3F中选择至少其一;氧化性气体为O2;稀释性气体为He或者Ar。The high carbon chain molecular fluorocarbon-based gas of the present invention can be selected from at least one of C 4 F 6 and C 4 F 8 ; the hydrogen-containing fluorocarbon-based gas can be selected from CHF 3 , CH 2 F 2 and CH 3 F at least One: the oxidizing gas is O 2 ; the diluting gas is He or Ar.

其中,高碳链分子碳氟基气体C4F6或C4F8除了用于刻蚀氮化硅外,更重要的在于能够产生较多的含碳氟的聚合物薄膜,沉积在孔洞侧壁及底部,从而对氮化硅形成各向异性的刻蚀。同样地,含氢碳氟基气体CHF3、CH2F2或CH3F主要用于对氮化硅薄膜的化学性刻蚀,提升刻蚀速度,在反应过程中也会产生含有碳氟的聚合物分子也沉积在孔洞侧壁及底部;氧化性气体O2用于辅助性的去除已产生的并且在刻蚀过程中产生的聚合物,将孔的底部的碳氟聚合物轰击并反应掉使得刻蚀不至于停止,同时氧化性气体对侧壁上沉积的碳氟聚合物的去除作用稍弱,侧壁上沉积的碳氟聚合物会保留一部分。稀释性气体He或者Ar用于激发等离子体,形成稳定的等离子体及调控刻蚀速度。Among them, the high-carbon chain molecular fluorocarbon-based gas C 4 F 6 or C 4 F 8 is not only used for etching silicon nitride, but more importantly, it can produce more fluorocarbon-containing polymer films, which are deposited on the side of the hole. The wall and the bottom, thereby forming anisotropic etching on silicon nitride. Similarly, the hydrogen-containing fluorocarbon-based gas CHF 3 , CH 2 F 2 or CH 3 F is mainly used to chemically etch silicon nitride films to increase the etching speed, and fluorine-containing fluorocarbons will also be produced during the reaction process. Polymer molecules are also deposited on the sidewall and bottom of the hole; the oxidizing gas O2 is used to assist in removing the polymer that has been produced and produced during the etching process, bombarding and reacting the fluorocarbon polymer at the bottom of the hole So that the etching will not stop, and at the same time, the oxidizing gas has a slightly weaker removal effect on the fluorocarbon polymer deposited on the side wall, and a part of the fluorocarbon polymer deposited on the side wall will remain. The diluent gas He or Ar is used to excite the plasma, form a stable plasma and control the etching speed.

本发明的氮化硅薄膜高深宽比孔的刻蚀方法,可以根据需要刻蚀出深孔的不同形貌,而不改变所刻蚀的孔在其他方面的形貌特征。当增加高碳链分子碳氟基气体从而增加聚合物的量时,可产生略倾斜的深孔;当增加氧化性气体时,可形成较为陡直的深孔。因此,通过调节每种气体的含量,尤其是高碳链分子碳氟基气体、以及氧化性气体的含量,就可以调节聚合物的量,既可在深孔侧壁沉积足量的聚合物以获得理想的刻蚀形貌,又能保证深孔底部沉积的碳氟聚合物薄膜不过多而导致刻蚀中止。The etching method of the silicon nitride thin film high aspect ratio hole of the present invention can etch different shapes of the deep hole as required without changing the shape characteristics of the etched hole in other aspects. When the high carbon chain molecule fluorocarbon-based gas is added to increase the amount of polymer, slightly inclined deep pores can be produced; when the oxidizing gas is added, relatively steep deep pores can be formed. Therefore, by adjusting the content of each gas, especially the content of high carbon chain molecule fluorocarbon-based gas and oxidizing gas, the amount of polymer can be adjusted, and a sufficient amount of polymer can be deposited on the side wall of the deep hole to The ideal etching morphology can be obtained, and it can also ensure that the fluorocarbon polymer film deposited at the bottom of the deep hole is not too much, which will cause the etching to stop.

以下结合附图和具体实施例对上述方法作进一步详细说明。The above method will be described in further detail below in conjunction with the accompanying drawings and specific embodiments.

本发明具体实施例的刻蚀设备采用中微半导体Primo-DRIE腔体,采用双射频系统,高频为60MHz主要用来产生等离子体,用于调节等离子体密度;低频为2MHz用于增强离子能量及轰击强度,提升刻蚀方向性。两者之间是去耦合的,以免相互影响。这使得可以根据刻蚀深孔的具体特点进行不同的优化,而不改变所刻蚀孔在其他方面的形貌特征。The etching equipment of the specific embodiment of the present invention adopts Sinomicro Semiconductor Primo-DRIE cavity, and adopts a dual radio frequency system. The high frequency is 60MHz, which is mainly used to generate plasma and adjust the plasma density; the low frequency is 2MHz, which is used to enhance ion energy. And the bombardment intensity, improve the etching directionality. The two are decoupled so as not to affect each other. This makes it possible to perform different optimizations according to the specific characteristics of the etched deep hole without changing the morphology of the etched hole in other aspects.

如图1,在形成基本半导体结构的衬底上采用PECVD沉积上一层氮化硅薄膜11,采用光阻作为掩摸层10(视不同工艺节点的要求,有时可能还需要加上硬掩摸),光刻出所需图形。As shown in Figure 1, a layer of silicon nitride film 11 is deposited by PECVD on the substrate forming the basic semiconductor structure, and photoresist is used as the mask layer 10 (depending on the requirements of different process nodes, sometimes it may be necessary to add a hard mask ), and the desired pattern is etched out by photolithography.

如图2,为本发明一个实施例中,单层氮化硅薄膜的高深宽比孔的陡直刻蚀形貌截面图。在刻蚀腔体内通入刻蚀气体,采用射频功率激发,待等离子体稳定后,进行氮化硅的刻蚀。作为一个实施例,优选C4F8、CH2F2、O2等进行刻蚀。由于刻蚀设备厂商众多,这里的参数设定以中微半导体Primo-DRIE的刻蚀设备为例。腔体压力保持在40mt,通入的气体包括:30sccm C4F8,70sccm CH2F2,80sccm O2,300sccm Ar,高低频功率选择500W/1500W,从而刻蚀出陡直的形貌。FIG. 2 is a cross-sectional view of a steep etching topography of a high aspect ratio hole in a single-layer silicon nitride film in one embodiment of the present invention. The etching gas is introduced into the etching chamber, excited by radio frequency power, and the silicon nitride is etched after the plasma is stabilized. As an example, C 4 F 8 , CH 2 F 2 , O 2 etc. are preferred for etching. Due to the large number of etching equipment manufacturers, the parameter setting here takes the etching equipment of AMEC Primo-DRIE as an example. The chamber pressure is kept at 40mt, the gases introduced include: 30sccm C 4 F 8 , 70sccm CH 2 F 2 , 80sccm O 2 , 300sccm Ar, and the high and low frequency power is selected as 500W/1500W, so as to etch out a steep shape.

对于高深宽比的刻蚀孔,上述陡直的形貌,会为后续的填充带来相当挑战。有时候为了随后的工艺,会将底部的尺寸做的小一些,做出略倾斜的形貌。图3为本发明另一个实施例中,单层氮化硅薄膜的高深宽比孔的略倾斜刻蚀形貌截面图,该实施例通过增加碳氟基气体C4F8的流量,增强聚合物在侧壁的沉积,使得侧向刻蚀降低。底部沉积的聚合物可以在低频高功率下被氧化性气体轰击掉,而不影响各向异性的刻蚀。最终,形成略倾斜的刻蚀形貌,如图3。其中工艺参数可以设定如下,高低频功率选择500W/1500W,腔体压力40mt,通入的气体包括:40sccm C4F8,70sccm CH2F2,80sccm O2,300sccm Ar。For etching holes with a high aspect ratio, the above-mentioned steep topography will bring considerable challenges to the subsequent filling. Sometimes for the subsequent process, the size of the bottom will be made smaller to make a slightly inclined shape. Fig. 3 is a cross-sectional view of the slightly inclined etching morphology of the high aspect ratio hole of a single-layer silicon nitride film in another embodiment of the present invention. In this embodiment, the polymerization is enhanced by increasing the flow rate of the fluorocarbon-based gas C 4 F 8 Deposition of substances on the sidewalls reduces lateral etching. The polymer deposited on the bottom can be bombarded by oxidizing gas at low frequency and high power without affecting the anisotropic etching. Finally, a slightly inclined etching profile is formed, as shown in Figure 3. The process parameters can be set as follows, the high and low frequency power is 500W/1500W, the chamber pressure is 40mt, and the gas introduced includes: 40sccm C 4 F 8 , 70sccm CH 2 F 2 , 80sccm O 2 , 300sccm Ar.

在另一个实施例中,也可以通过调整O2的流量来获得略倾斜刻蚀形貌:高低频功率500W/1500W,腔体压力40mt,通入的气体包括:30sccm C4F8,70sccm CH2F2,70sccm O2,300sccm Ar。In another embodiment, the slightly inclined etching morphology can also be obtained by adjusting the flow rate of O2: high and low frequency power 500W/1500W, chamber pressure 40mt, the gas introduced includes: 30sccm C 4 F 8 , 70sccm CH 2 F 2 , 70 sccm O 2 , 300 sccm Ar.

如图4是另外一个多层结构氮化硅薄膜深孔刻蚀的实施例。工艺参数可以参数上述示例。该多层半导体结构的器件除了氮化硅薄膜11及其之上的掩摸层10以外,还包括位于氮化硅薄膜11之下的停止层12。本发明的方法同样适用于多层结构氮化硅薄膜深孔刻蚀,其刻蚀形貌可以是图2所示的陡直的、也可以是图3所示的略倾斜,或者介于二者之间的刻蚀形貌。本实施例与前面二个实施例不同的是,前面二个实施例是单层结构,刻蚀停止在硅衬底上,而本实施例是多层结构,刻蚀停止在停止层12之上或之下,停止层12的材质可以是氧化硅、硅或其他材料。FIG. 4 is another embodiment of deep hole etching of a multilayer silicon nitride film. The process parameters can parameterize the above examples. The multi-layer semiconductor structure device also includes a stop layer 12 under the silicon nitride film 11 in addition to the silicon nitride film 11 and the mask layer 10 thereon. The method of the present invention is equally applicable to deep hole etching of multilayer silicon nitride films, and its etching profile can be steep as shown in Figure 2, or slightly inclined as shown in Figure 3, or between the two. The etch morphology between them. The difference between this embodiment and the previous two embodiments is that the previous two embodiments have a single-layer structure, and the etching stops on the silicon substrate, while the present embodiment has a multi-layer structure, and the etching stops on the stop layer 12 Alternatively, the material of the stop layer 12 can be silicon oxide, silicon or other materials.

应该注意的是上述实施例是示例而非限制本发明,本领域技术人员将能够设计很多替代实施例而不脱离附后的权利要求书的范围。It should be noted that the above-mentioned embodiments illustrate rather than limit the invention, and that those skilled in the art will be able to design many alternative embodiments without departing from the scope of the appended claims.

Claims (9)

1. a kind of lithographic method of silicon nitride high depth-to-width ratio hole, will form the silicon nitride film of quasiconductor required figure first Semiconductor device be put in etching cavity, it is characterised in that methods described then also comprises the steps:
Using dry plasma process, be passed through into the etching cavity high carbon chain molecular carbon fluorine base gas, oxidizing gas, Hydrogen-containing carbon fluorine base gas, adds radio-frequency power, inspires plasma;After plasma stability step, silicon nitride is carried out The etching of thin film, until the etch topography in the hole, pore size and depth reach requirement;
When the high carbon chain molecular carbon fluorine base gas is increased so as to increase the amount of polymer, the pattern in the hole is slightly to incline; When the oxidizing gas are increased, the pattern in the hole is steep;By adjust the high carbon chain molecular carbon fluorine base gas and The content of the oxidizing gas, you can obtain the etch topography in different holes according to demand;
It is 5 that said method is applied to depth-to-width ratio:1 and the above nitridation silicon hole etching;
The etching cavity adopts dijection display system, and high frequency is 60MHz, for producing plasma, for adjusting plasma Density;Low frequency is 2MHz, for strengthening ion energy and bombardment intensity, lifts etching directivity;Go between the high frequency, low frequency Coupling.
2. method as claimed in claim 1, it is characterised in that
While etch silicon nitride, the thin polymer film for also producing carbon containing fluorine is deposited on the high carbon chain molecular carbon fluorine base gas The side wall in hole and bottom, so that form anisotropic etching to silicon nitride;
The hydrogen-containing carbon fluorine base gas is produced while the chemical to silicon nitride film is etched and lifts etching speed, also and is contained The polymer molecule for having carbon fluorine also is deposited upon the side wall in hole and bottom;
The oxidizing gas by the fluorocarbon polymer of the bottom in the hole bombard and react away so that etching be unlikely to stop, together The fluorocarbon polymer of the deposited on sidewalls in the hole is removed a part, another part fluorocarbon polymer by Shi Suoshu oxidizing gas It is retained on the side wall in the hole.
3. method as claimed in claim 1 or 2, it is characterised in that be passed through high carbon chain molecular carbon fluorine into the etching cavity While base gas, oxidizing gas, hydrogen-containing carbon fluorine base gas, the dilution gas for forming stable plasma is also passed through Body.
4. method as claimed in claim 3, it is characterised in that the high carbon chain molecular carbon fluorine base gas is selected from C4F6、C4F8In extremely Few one;The carbon fluorine base gas is selected from CHF3、CH2F2And CH3At least one in F;The oxidizing gas are O2;The dilution Property gas be He or Ar.
5. method as claimed in claim 4, it is characterised in that during the high-aspect-ratio hole of the steep pattern of etching, micro- using in partly to lead Body Primo-DRIE cavitys, using dijection display system, high frequency is 60MHz, and low frequency is 2MHz, uncoupling between the two, low-and high-frequency Power selection 500W/1500W, chamber pressure are maintained at 40mt, and being passed through gas includes:30sccm C4F8, 70sccm CH2F2, 80sccm O2, 300sccm Ar.
6. method as claimed in claim 4, it is characterised in that when etching slightly inclines the high-aspect-ratio hole of pattern, micro- half using in Conductor Primo-DRIE cavitys, using dijection display system, high frequency is 60MHz, and low frequency is 2MHz, uncoupling between the two, height Frequency power selection 500W/1500W, chamber pressure are maintained at 40mt, and being passed through gas includes:40sccm C4F8, 70sccm CH2F2, 80sccm O2, 300sccm Ar.
7. method as claimed in claim 4, it is characterised in that can also etch in the following manner slightly incline pattern profundity it is wide Compare hole:The micro semiconductor Primo-DRIE cavitys using in, using dijection display system, high frequency is 60MHz, and low frequency is 2MHz, both Between uncoupling, low-and high-frequency power selection 500W/1500W, chamber pressure 40mt, being passed through gas includes:30sccm C4F8, 70sccm CH2F2, 70sccm O2, 300sccm Ar.
8. method as claimed in claim 1, it is characterised in that the semiconductor device is single layer structure, etching stopping is served as a contrast in silicon On bottom;Or
The semiconductor device is multiple structure, and etching stopping is on or below dielectric layer.
9. method as claimed in claim 8, it is characterised in that the material of the dielectric layer is silicon oxide or silicon.
CN201210229544.6A 2012-07-03 2012-07-03 Etching method of silicon nitride high depth-width ratio hole Active CN103531464B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210229544.6A CN103531464B (en) 2012-07-03 2012-07-03 Etching method of silicon nitride high depth-width ratio hole

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210229544.6A CN103531464B (en) 2012-07-03 2012-07-03 Etching method of silicon nitride high depth-width ratio hole

Publications (2)

Publication Number Publication Date
CN103531464A CN103531464A (en) 2014-01-22
CN103531464B true CN103531464B (en) 2017-03-22

Family

ID=49933381

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210229544.6A Active CN103531464B (en) 2012-07-03 2012-07-03 Etching method of silicon nitride high depth-width ratio hole

Country Status (1)

Country Link
CN (1) CN103531464B (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10068781B2 (en) * 2014-10-06 2018-09-04 Lam Research Corporation Systems and methods for drying high aspect ratio structures without collapse using sacrificial bracing material that is removed using hydrogen-rich plasma
TWI653745B (en) * 2016-09-13 2019-03-11 日商東芝記憶體股份有限公司 Semiconductor device and method of manufacturing same
CN110571150B (en) * 2019-09-12 2022-09-02 长江存储科技有限责任公司 Etching method of high-aspect-ratio opening and semiconductor device
CN114446775A (en) * 2022-01-10 2022-05-06 上海华虹宏力半导体制造有限公司 Method for improving etching profile of floating gate silicon nitride
CN115036210B (en) * 2022-05-18 2025-10-21 南方科技大学 In-situ SiN capping layer GaN-based heterostructure device and preparation method thereof
CN115148433A (en) * 2022-06-15 2022-10-04 无锡尚积半导体科技有限公司 Method for improving etching morphology of F-based vanadium oxide
CN119497382B (en) * 2023-08-15 2025-11-11 中微半导体设备(上海)股份有限公司 Semiconductor structure processing method, semiconductor structure and semiconductor processing device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6051504A (en) * 1997-08-15 2000-04-18 International Business Machines Corporation Anisotropic and selective nitride etch process for high aspect ratio features in high density plasma
CN1383193A (en) * 2001-04-23 2002-12-04 日本电气株式会社 Method for removing silicon nitride film
CN101038875A (en) * 2002-06-14 2007-09-19 蓝姆研究公司 Process for etching openings in dielectric layer

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7622393B2 (en) * 2005-11-04 2009-11-24 Tokyo Electron Limited Method and apparatus for manufacturing a semiconductor device, control program thereof and computer-readable storage medium storing the control program

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6051504A (en) * 1997-08-15 2000-04-18 International Business Machines Corporation Anisotropic and selective nitride etch process for high aspect ratio features in high density plasma
CN1383193A (en) * 2001-04-23 2002-12-04 日本电气株式会社 Method for removing silicon nitride film
CN101038875A (en) * 2002-06-14 2007-09-19 蓝姆研究公司 Process for etching openings in dielectric layer

Also Published As

Publication number Publication date
CN103531464A (en) 2014-01-22

Similar Documents

Publication Publication Date Title
CN103531464B (en) Etching method of silicon nitride high depth-width ratio hole
CN103578973B (en) Cyclic etching method for silicon nitride high depth-to-width ratio hole
CN101064244B (en) Etch methods to form anisotropic features for high aspect ratio applications
KR100768363B1 (en) Manufacturing method of semiconductor integrated circuit device and semiconductor integrated circuit device
US20080286979A1 (en) Method of controlling sidewall profile by using intermittent, periodic introduction of cleaning species into the main plasma etching species
US8901004B2 (en) Plasma etch method to reduce micro-loading
CN103633014B (en) Semiconductor device manufacturing method
CN108206131B (en) Semiconductor structure and method for forming semiconductor structure
JP2010245101A (en) Dry etching method
KR20030087637A (en) Method for etching organic insulating film and dual damasene process
CN103050434A (en) Through silicon via etching method
CN1249788C (en) Method for etching insulating film
US7029992B2 (en) Low oxygen content photoresist stripping process for low dielectric constant materials
CN100423208C (en) Plasma etching method, etching tool and method for etching member
CN104925739B (en) The lithographic method of silica
CN100388435C (en) Method of forming semiconductor structure and semiconductor structure
CN105390433A (en) Semiconductor device manufacturing method
US20090068767A1 (en) Tuning via facet with minimal rie lag
CN100485883C (en) Plasma ashing method
US6828251B2 (en) Method for improved plasma etching control
CN106548977B (en) A kind of manufacturing method of air gap structure
TW202422701A (en) High aspect ratio contact (harc) etch
JP2009194017A (en) Manufacturing method for semiconductor device
JP2008244144A (en) Manufacturing method of semiconductor device
CN103972055B (en) Photoresist removing method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20201222

Address after: 510000 601, building a, 136 Kaiyuan Avenue, Huangpu District, Guangzhou City, Guangdong Province

Patentee after: AoXin integrated circuit technology (Guangdong) Co.,Ltd.

Address before: 100029 No. 3 Beitucheng West Road, Chaoyang District, Beijing

Patentee before: Institute of Microelectronics of the Chinese Academy of Sciences

TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20220506

Address after: 510000 room 710, Jianshe building, No. 348, Kaifa Avenue, Huangpu District, Guangzhou, Guangdong

Patentee after: Ruili flat core Microelectronics (Guangzhou) Co.,Ltd.

Address before: 510000 601, building a, 136 Kaiyuan Avenue, Huangpu District, Guangzhou City, Guangdong Province

Patentee before: AoXin integrated circuit technology (Guangdong) Co.,Ltd.