[go: up one dir, main page]

CN102832235A - Oxide semiconductor and method for manufacturing same - Google Patents

Oxide semiconductor and method for manufacturing same Download PDF

Info

Publication number
CN102832235A
CN102832235A CN2012103428623A CN201210342862A CN102832235A CN 102832235 A CN102832235 A CN 102832235A CN 2012103428623 A CN2012103428623 A CN 2012103428623A CN 201210342862 A CN201210342862 A CN 201210342862A CN 102832235 A CN102832235 A CN 102832235A
Authority
CN
China
Prior art keywords
oxide
target
rare earth
trace
family element
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN2012103428623A
Other languages
Chinese (zh)
Inventor
兰林锋
肖鹏
彭俊彪
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GUANGZHOU NEW VISION OPTOELECTRONIC CO Ltd
Original Assignee
GUANGZHOU NEW VISION OPTOELECTRONIC CO Ltd
South China University of Technology SCUT
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by GUANGZHOU NEW VISION OPTOELECTRONIC CO Ltd, South China University of Technology SCUT filed Critical GUANGZHOU NEW VISION OPTOELECTRONIC CO Ltd
Priority to CN2012103428623A priority Critical patent/CN102832235A/en
Publication of CN102832235A publication Critical patent/CN102832235A/en
Priority to PCT/CN2013/083031 priority patent/WO2014040514A1/en
Pending legal-status Critical Current

Links

Images

Classifications

    • H10P14/22
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/06Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
    • C23C14/08Oxides
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/22Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
    • C23C14/34Sputtering
    • C23C14/3464Sputtering using more than one target
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/674Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6755Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate
    • H10P14/3426
    • H10P14/3434
    • H10P14/3441
    • H10P14/3446

Landscapes

  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Engineering & Computer Science (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Thin Film Transistor (AREA)
  • Physical Deposition Of Substances That Are Components Of Semiconductor Devices (AREA)

Abstract

本发明实施例公开了一类可抑制过剩的本征载流子,且电学稳定性高氧化物半导体。本发明实施例的包括:AlxInyZnz氧化物和微量掺杂物;所述微量掺杂物包括:稀土元素,稀土元素的氧化物,4B族元素,4B族元素氧化物,5B族元素或5B族元素氧化物中的任意一种或两种以上的组合。

The embodiment of the present invention discloses a class of oxide semiconductors that can suppress excess intrinsic carriers and have high electrical stability. The embodiments of the present invention include: Al x In y Znz oxides and trace dopants; the trace dopants include: rare earth elements, oxides of rare earth elements, 4B group elements, 4B group element oxides, 5B group Any one or a combination of two or more elements or oxides of Group 5B elements.

Description

氧化物半导体及其制造方法Oxide semiconductor and manufacturing method thereof

技术领域 technical field

本发明涉及半导体领域,尤其涉及一类氧化物半导体及其制造方法。The invention relates to the field of semiconductors, in particular to a class of oxide semiconductors and a manufacturing method thereof.

背景技术 Background technique

作为具有广泛应用前景的新型显示——有机发光二极管(OLED,OrganicLight-Emitting Diode),近年来已经开始有中小尺寸的产品进入市场,但大尺寸电视产品还没有产业化,大尺寸OLED须采用有源矩阵有机发光二极管面板(AMOLED,Active Matrix/Organic Light Emitting Diode),它包括2个部分:薄膜晶体管(TFT,Thin Film Transistor)驱动部分和OLED发光部分。因为OLED是电流驱动型的,这要求驱动OLED的TFT的有源层有较高载流子迁移率,传统的用于驱动液晶显示(LCD,Liquid Crystal Display)的非晶硅TFT的电子迁移率较低,较难满足OLED的需求。目前AMOLED产品主要用低温多晶硅(LTPS,Low Temperature Poly-silicon)TFT驱动,但是其在大面积晶化工艺方面遇到困难,并且晶化工艺成本较高,无法突破AMOLED高成本的瓶颈,因此迫切需要研究新的具有替代硅材料潜力的有源材料。基于氧化锌(ZnO)的氧化物半导体以其迁移率高、电学均匀性好、对可见光透明、制造温度低和成本低等优点被认为是最适合驱动OLED的有源材料之一。Organic Light-Emitting Diode (OLED, Organic Light-Emitting Diode), a new type of display with broad application prospects, has begun to enter the market in small and medium-sized products in recent years, but large-sized TV products have not yet been industrialized, and large-sized OLEDs must be used. Source matrix organic light emitting diode panel (AMOLED, Active Matrix/Organic Light Emitting Diode), which includes two parts: thin film transistor (TFT, Thin Film Transistor) driving part and OLED light emitting part. Because OLEDs are current-driven, this requires that the active layer of the TFT that drives the OLED has a higher carrier mobility, and the electron mobility of the traditional amorphous silicon TFT used to drive the LCD (Liquid Crystal Display) Lower, more difficult to meet the needs of OLED. At present, AMOLED products are mainly driven by low-temperature polysilicon (LTPS, Low Temperature Poly-silicon) TFT, but it encounters difficulties in the large-area crystallization process, and the cost of the crystallization process is high, and it is impossible to break through the bottleneck of high cost of AMOLED. Therefore, it is urgent New active materials with the potential to replace silicon materials need to be investigated. Oxide semiconductors based on zinc oxide (ZnO) are considered to be one of the most suitable active materials for driving OLEDs due to their high mobility, good electrical uniformity, transparency to visible light, low fabrication temperature, and low cost.

氧化物半导体主要包括氧化锌(ZnO)、氧化铟锌(IZO)、氧化铟镓锌(IGZO)以及氧化铝铟锌(AIZO)等。目前这些氧化物半导体面临的主要问题是阈值电压为负(常开状态)、亚阈值摆幅较大以及电学稳定性不足等。其中,阈值电压为负数意味着需要加一个负电压才能将其关断,会造成整个TFT面板的功耗增大;亚阈值摆幅较大意味着半导体内的缺陷较多,会影响器件的可靠性和开关特性。Oxide semiconductors mainly include zinc oxide (ZnO), indium zinc oxide (IZO), indium gallium zinc oxide (IGZO), and aluminum indium zinc oxide (AIZO). At present, the main problems faced by these oxide semiconductors are negative threshold voltage (normally on state), large subthreshold swing, and insufficient electrical stability. Among them, a negative threshold voltage means that a negative voltage needs to be added to turn it off, which will increase the power consumption of the entire TFT panel; a large sub-threshold swing means that there are more defects in the semiconductor, which will affect the reliability of the device. and switching characteristics.

发明内容 Contents of the invention

鉴于上述问题,本发明实施例提供了一类氧化物半导体,这类氧化物半导体包含微量掺杂物,这些微量掺杂物能抑制过剩的本征载流子,并能通过掺杂量的大小来调控TFT器件的阈值电压,同时能降低器件的亚阈值摆幅。In view of the above problems, an embodiment of the present invention provides a type of oxide semiconductor, which contains a small amount of dopant, and these trace dopant can suppress excess intrinsic carriers, and can pass the amount of doping To adjust the threshold voltage of the TFT device, and at the same time reduce the subthreshold swing of the device.

本发明提供的氧化物半导体,包括:The oxide semiconductor provided by the present invention includes:

AlxInyZnz氧化物和微量掺杂物;Al x In y Znz oxides and trace dopants;

所述x,y和z表示AlxInyZnz氧化物中铝(Al),铟(In)和锌(Zn)的原子比;其中,0.01≤x≤0.2,0.3≤y≤0.7,0.3≤z≤0.7,并且x+y+z=1;The x, y and z represent the atomic ratios of aluminum (Al), indium (In) and zinc (Zn) in the Al x In y Zn z oxide; where, 0.01≤x≤0.2, 0.3≤y≤0.7, 0.3 ≤z≤0.7, and x+y+z=1;

所述微量掺杂物包括:稀土元素,稀土元素的氧化物,4B族元素,4B族元素氧化物,5B族元素或5B族元素氧化物中的任意一种或两种以上的组合。The trace dopant includes: rare earth elements, oxides of rare earth elements, group 4B elements, oxides of group 4B elements, group 5B elements or oxides of group 5B elements, any one or a combination of two or more.

可选的,所述的稀土元素为镧(La)、铯(Ce)、镨(Pr)、钕(Nd)、钷(Pm)、钐(Sm)、铕(Eu)、钆(Gd)、铽(Tb)、镝(Dy)、钬(Ho)、铒(Er)、铥(Tm)、镱(Yb)、镥(Lu)、钪(Sc)和钇(Y)中的一种;所述的4B族元素为钛(Ti)、锆(Zr)和铪(Hf)中的一种;所述的5B族元素为钒(V)和铌(Nb)中的一种。Optionally, the rare earth elements are lanthanum (La), cesium (Ce), praseodymium (Pr), neodymium (Nd), promethium (Pm), samarium (Sm), europium (Eu), gadolinium (Gd), One of terbium (Tb), dysprosium (Dy), holmium (Ho), erbium (Er), thulium (Tm), ytterbium (Yb), lutetium (Lu), scandium (Sc) and yttrium (Y); The 4B group element is one of titanium (Ti), zirconium (Zr) and hafnium (Hf); the 5B group element is one of vanadium (V) and niobium (Nb).

可选的,所述微量掺杂物的量在0.01wt.%至5wt.%范围内。Optionally, the amount of the trace dopant is in the range of 0.01wt.% to 5wt.%.

本发明提供的氧化物半导体的制造方法,包括:The method for manufacturing an oxide semiconductor provided by the present invention includes:

将微量掺杂物,氧化铝,氧化铟以及氧化锌四种原料分别制造成四个靶材,并安装在四个不同靶位上同时溅射,通过调节不同靶位的溅射功率控制所述四种原料的比例,以达到AlxInyZnz氧化物的目标原子比,及AlxInyZnz氧化物和微量掺杂物的目标比例;The four raw materials of trace dopant, aluminum oxide, indium oxide and zinc oxide are respectively manufactured into four targets, which are installed on four different target positions for simultaneous sputtering, and the sputtering power of different target positions is controlled to control the The ratio of the four raw materials to achieve the target atomic ratio of Al x In y Zn z oxide, and the target ratio of Al x In y Zn z oxide and trace dopant;

或,将氧化铝,氧化铟以及氧化锌三种原料按所述目标原子比制造成氧化物靶材,将所述氧化物靶材与微量掺杂物靶材安装在两个不同靶位上同时溅射,通过调节不同靶位的溅射功率控制所述AlxInyZnz氧化物和微量掺杂物的目标比例;Or, the three raw materials of aluminum oxide, indium oxide and zinc oxide are manufactured into an oxide target according to the target atomic ratio, and the oxide target and the trace dopant target are installed on two different target positions at the same time Sputtering, controlling the target ratio of Al x In y Znz oxide and trace dopant by adjusting the sputtering power of different target positions;

或,将氧化铝,氧化铟以及氧化锌三种原料中的任意两种按所述目标原子制造成第一靶材,剩余的一种原料制造成第二靶材;将第一靶材,第二靶材和微量掺杂物靶材安装在三个不同靶位上同时溅射,通过调节不同靶位的溅射功率控制所述AlxInyZnz氧化物和微量掺杂物的目标比例。Or, any two of the three raw materials of aluminum oxide, indium oxide and zinc oxide are manufactured into the first target according to the target atoms, and the remaining one of the raw materials is manufactured into the second target; the first target, the second The two targets and the trace dopant target are installed on three different target positions for simultaneous sputtering, and the target ratio of the Al x In y Zn z oxide and the trace dopant is controlled by adjusting the sputtering power of different target positions .

或,将微量掺杂物,氧化铝,氧化铟以及氧化锌四种原料按AlxInyZnz氧化物的目标原子比及AlxInyZnz氧化物和微量掺杂物的目标比例制成靶材,通过溅射的方式制造成膜;Or, the four raw materials of trace dopant, aluminum oxide, indium oxide and zinc oxide are prepared according to the target atomic ratio of Al x In y Zn z oxide and the target ratio of Al x In y Zn z oxide and trace dopant Form a target and make a film by sputtering;

所述x,y和z表示AlxInyZnz氧化物中Al,In和Zn的原子比;所述目标原子比为0.01≤x≤0.2,0.3≤y≤0.7,0.3≤z≤0.7,并且x+y+z=1;The x, y and z represent the atomic ratio of Al, In and Zn in the AlxInyZn z oxide; the target atomic ratio is 0.01≤x≤0.2, 0.3≤y≤0.7, 0.3≤z≤0.7, And x+y+z=1;

所述微量掺杂物包括:稀土元素,稀土元素的氧化物,4B族元素,4B族元素氧化物,5B族元素或5B族元素氧化物中的任意一种或两种以上的组合。The trace dopant includes: rare earth elements, oxides of rare earth elements, group 4B elements, oxides of group 4B elements, group 5B elements or oxides of group 5B elements, any one or a combination of two or more.

可选的,所述的稀土元素为La、Ce、Pr、Nd、Pm、Sm、Eu、Gd、Tb、Dy、Ho、Er、Tm、Yb、Lu、Sc和Y中的一种;所述的4B族元素为Ti、Zr和Hf中的一种;所述的5B族元素为V和Nb中的一种。Optionally, the rare earth element is one of La, Ce, Pr, Nd, Pm, Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb, Lu, Sc and Y; the The 4B group element is one of Ti, Zr and Hf; the 5B group element is one of V and Nb.

可选的,所述微量掺杂物的量在0.01wt.%至5wt.%范围内。Optionally, the amount of the trace dopant is in the range of 0.01wt.% to 5wt.%.

所制备的氧化物半导体的薄膜厚度为10~100nm之间。The film thickness of the prepared oxide semiconductor is between 10nm and 100nm.

优选地,所制备的氧化物半导体的薄膜厚度为20~50nm之间。Preferably, the film thickness of the prepared oxide semiconductor is between 20nm and 50nm.

从以上技术方案可以看出,本发明实施例具有以下优点:本发明提供的氧化物半导体材料通过引入新的具有低电负性的掺杂物(稀土元素,稀土元素的氧化物,4B族元素,4B族元素氧化物,5B族元素或5B族元素氧化物),可以抑制过剩的本征载流子,提高电学稳定性。It can be seen from the above technical solutions that the embodiments of the present invention have the following advantages: the oxide semiconductor material provided by the present invention can , 4B group element oxides, 5B group elements or 5B group element oxides), can suppress excess intrinsic carriers and improve electrical stability.

附图说明 Description of drawings

图1是本发明实施例中氧化物半导体作为薄膜晶体管的沟道层的结构示意图。FIG. 1 is a schematic diagram of the structure of an oxide semiconductor used as a channel layer of a thin film transistor in an embodiment of the present invention.

具体实施方式 Detailed ways

本发明实施例提供了一种可抑制过剩的本征载流子,且电学稳定性高氧化物半导体。The embodiments of the present invention provide an oxide semiconductor that can suppress excess intrinsic carriers and has high electrical stability.

本发明实施例中的氧化物半导体包括:The oxide semiconductor in the embodiment of the present invention includes:

AlxInyZnz氧化物和微量掺杂物;Al x In y Znz oxides and trace dopants;

所述x,y和z表示AlxInyZnz氧化物中铝(Al),铟(In)和锌(Zn)的原子比;其中,0.01≤x≤0.2,0.3≤y≤0.7,0.3≤z≤0.7,并且x+y+z=1;The x, y and z represent the atomic ratios of aluminum (Al), indium (In) and zinc (Zn) in the Al x In y Zn z oxide; where, 0.01≤x≤0.2, 0.3≤y≤0.7, 0.3 ≤z≤0.7, and x+y+z=1;

所述微量掺杂物包括稀土元素,稀土元素的氧化物,4B族元素,4B族元素氧化物,5B族元素或5B族元素氧化物中的任意一种或两种以上的组合。The trace dopant includes rare earth elements, oxides of rare earth elements, group 4B elements, oxides of group 4B elements, group 5B elements or oxides of group 5B elements, or any one or a combination of two or more.

在本发明实施例中,In所占的原子比影响氧化物半导体的载流子迁移率,In所占的原子比越高,氧化物半导体的载流子迁移率就越高;而Al和Zn所占的原子比则决定氧化物半导体的载流子浓度和结晶特征,在实际应用中,Al、In和Zn的原子比在本发明实施例所揭示的比例范围内,可根据实际对氧化物半导体的载流子迁移率、载流子浓度和结晶特征的需求进行合理调配,此处不作具体限定。In the embodiment of the present invention, the atomic ratio of In affects the carrier mobility of the oxide semiconductor, the higher the atomic ratio of In, the higher the carrier mobility of the oxide semiconductor; while Al and Zn The atomic ratio determines the carrier concentration and crystallization characteristics of the oxide semiconductor. In practical applications, the atomic ratios of Al, In and Zn are within the range disclosed in the embodiments of the present invention. The requirements for carrier mobility, carrier concentration and crystallization characteristics of the semiconductor are reasonably adjusted, which are not specifically limited here.

本发明提供的氧化物半导体材料通过引入新的具有低电负性的掺杂物(稀土元素,稀土元素的氧化物,4B族元素,4B族元素氧化物,5B族元素或5B族元素氧化物),可以抑制过剩的本征载流子、调控TFT器件的阈值电压、降低TFT器件的亚阈值摆幅。The oxide semiconductor material provided by the present invention introduces new dopants with low electronegativity (rare earth elements, oxides of rare earth elements, group 4B elements, oxides of group 4B elements, group 5B elements or oxides of group 5B elements ), which can suppress excess intrinsic carriers, regulate the threshold voltage of TFT devices, and reduce the subthreshold swing of TFT devices.

可选的,所述稀土元素为镧La(1.1)、铯Ce(1.1)、镨Pr(1.1)、钕Nd(1.1)、钷Pm(0.9)、钐Sm(1.2)、铕Eu(1.2)、钆Gd(0.9)、铽Tb(1.2)、镝Dy(1.2)、钬Ho(1.2)、铒Er(1.3)、铥Tm(1.0)、镱Yb(1.3)、镥Lu(1.3)、钪Sc(1.3)或钇Y(1.2)中的一种;Optionally, the rare earth elements are lanthanum La (1.1), cesium Ce (1.1), praseodymium Pr (1.1), neodymium Nd (1.1), promethium Pm (0.9), samarium Sm (1.2), europium Eu (1.2) , gadolinium Gd (0.9), terbium Tb (1.2), dysprosium Dy (1.2), holmium Ho (1.2), erbium Er (1.3), thulium Tm (1.0), ytterbium Yb (1.3), lutetium Lu (1.3), scandium One of Sc (1.3) or Yttrium Y (1.2);

可选的,所述4B族元素为钛Ti(1.5)、锆Zr(1.4)和铪Hf(1.3)中的一种;Optionally, the group 4B element is one of titanium Ti (1.5), zirconium Zr (1.4) and hafnium Hf (1.3);

可选的,所述5B族元素为钒V(1.6)和铌Nb(1.6)中的一种。Optionally, the 5B group element is one of vanadium V (1.6) and niobium Nb (1.6).

其中,上述化学元素后括号中的数字代表这种元素的电负性;电负性代表元素吸引价外电子的能力,电负性越低,吸引价外电子的能力越强。这些元素的电负性与氧的电负性(3.5)差异很大,从而它们能与氧结合生成具有较强离子键的氧化物。因此,当在氧化物半导体中掺入这些材料时,可提高氧化物半导体与氧的结合力,减少氧空位,从而能抑制过剩的载流子的产生,调控阈值电压,并降低亚阈值摆幅。Among them, the numbers in parentheses after the above chemical elements represent the electronegativity of the element; the electronegativity represents the ability of the element to attract extra-valence electrons, and the lower the electronegativity, the stronger the ability to attract extra-valence electrons. The electronegativity of these elements is very different from that of oxygen (3.5), so that they can combine with oxygen to form oxides with strong ionic bonds. Therefore, when these materials are doped in the oxide semiconductor, the binding force between the oxide semiconductor and oxygen can be improved, and oxygen vacancies can be reduced, so that the generation of excess carriers can be suppressed, the threshold voltage can be adjusted, and the subthreshold swing can be reduced. .

可选的,所述微量掺杂物的量在0.01wt.%至5wt.%范围内,即0.01%≤[微量掺杂物的质量÷(微量掺杂物的质量+AlxInyZnz氧化物的质量)]≤5%。Optionally, the amount of the trace dopant is in the range of 0.01wt.% to 5wt.%, that is, 0.01%≤[mass of the trace dopant ÷ (mass of the trace dopant+Al x In y Zn z Oxide mass)] ≤ 5%.

本发明实施例中氧化物半导体的制造方法可以为共溅射的方法,也可以为直接溅射的方法,具体包括:The manufacturing method of the oxide semiconductor in the embodiment of the present invention may be a co-sputtering method or a direct sputtering method, specifically including:

共溅射的方法:Co-sputtering method:

将微量掺杂物,氧化铝,氧化铟以及氧化锌四种原料分别制造成四个靶材安装在四个不同靶位上同时溅射,通过调节不同靶位的溅射功率控制所述四种原料的比例,以达到AlxInyZnz氧化物的目标原子比,及AlxInyZnz氧化物和微量掺杂物的目标比例;The four raw materials of trace dopant, aluminum oxide, indium oxide and zinc oxide are respectively manufactured into four targets and installed on four different target positions for simultaneous sputtering, and the four targets are controlled by adjusting the sputtering power of different target positions. The ratio of raw materials to achieve the target atomic ratio of AlxInyZnz oxide , and the target ratio of AlxInyZnz oxide and trace dopant ;

或,将氧化铝,氧化铟以及氧化锌三种原料按所述目标原子比制造成氧化物靶材,将所述氧化物靶材与微量掺杂物靶材安装在两个不同靶位上同时溅射,通过调节不同靶位的溅射功率控制所述AlxInyZnz氧化物和微量掺杂物的目标比例;Or, the three raw materials of aluminum oxide, indium oxide and zinc oxide are manufactured into an oxide target according to the target atomic ratio, and the oxide target and the trace dopant target are installed on two different target positions at the same time Sputtering, controlling the target ratio of Al x In y Znz oxide and trace dopant by adjusting the sputtering power of different target positions;

或,将氧化铝,氧化铟以及氧化锌三种原料中的任意两种按所述目标原子制造成第一靶材,剩余的一种原料制造成第二靶材;将第一靶材,第二靶材和微量掺杂物靶材安装在三个不同靶位上同时溅射,通过调节不同靶位的溅射功率控制所述AlxInyZnz氧化物和微量掺杂物的目标比例;Or, any two of the three raw materials of aluminum oxide, indium oxide and zinc oxide are manufactured into the first target according to the target atoms, and the remaining one of the raw materials is manufactured into the second target; the first target, the second The two targets and the trace dopant target are installed on three different target positions for simultaneous sputtering, and the target ratio of the Al x In y Zn z oxide and the trace dopant is controlled by adjusting the sputtering power of different target positions ;

所述x,y和z表示AlxInyZnz氧化物中Al,In和Zn的原子比;所述目标原子比为0.01≤x≤0.2,0.3≤y≤0.7,0.3≤z≤0.7,并且x+y+z=1;The x, y and z represent the atomic ratio of Al, In and Zn in the AlxInyZn z oxide; the target atomic ratio is 0.01≤x≤0.2, 0.3≤y≤0.7, 0.3≤z≤0.7, And x+y+z=1;

所述微量掺杂物包括稀土元素,稀土元素的氧化物,4B族元素,4B族元素氧化物,5B族元素或5B族元素氧化物中的任意一种或两种以上的组合。The trace dopant includes rare earth elements, oxides of rare earth elements, group 4B elements, oxides of group 4B elements, group 5B elements or oxides of group 5B elements, or any one or a combination of two or more.

所制备的氧化物半导体的薄膜厚度为10~100nm之间。The film thickness of the prepared oxide semiconductor is between 10nm and 100nm.

优选地,所制备的氧化物半导体的薄膜厚度为20~50nm之间。Preferably, the film thickness of the prepared oxide semiconductor is between 20nm and 50nm.

直接溅射的方法:Direct sputtering method:

将微量掺杂物,氧化铝,氧化铟以及氧化锌四种原料按AlxInyZnz氧化物的目标原子比及AlxInyZnz氧化物和微量掺杂物的目标比例制成靶材,通过溅射的方式制造成膜;The four raw materials of trace dopant, aluminum oxide, indium oxide and zinc oxide are made into targets according to the target atomic ratio of Al x In y Zn z oxide and the target ratio of Al x In y Zn z oxide and trace dopant material, the film is manufactured by sputtering;

所述x,y和z表示AlxInyZnz氧化物中Al,In和Zn的原子比;所述目标原子比为0.01≤x≤0.2,0.3≤y≤0.7,0.3≤z≤0.7,并且x+y+z=1;The x, y and z represent the atomic ratio of Al, In and Zn in the AlxInyZn z oxide; the target atomic ratio is 0.01≤x≤0.2, 0.3≤y≤0.7, 0.3≤z≤0.7, And x+y+z=1;

所述微量掺杂物包括稀土元素,稀土元素的氧化物,4B族元素,4B族元素氧化物,5B族元素或5B族元素氧化物中的任意一种或两种以上的组合。The trace dopant includes rare earth elements, oxides of rare earth elements, group 4B elements, oxides of group 4B elements, group 5B elements or oxides of group 5B elements, or any one or a combination of two or more.

可选的,所述稀土元素为La,Ce,Pr,Nd,Pm,Sm,Eu,Gd,Tb,Dy,Ho,Er,Tm,Yb,Lu,Sc和Y中的任意一种;所述B族元素为Ti,Zr和Hf中的任意一种;所述5B族元素为V,Nb和Ta中的任意一种。Optionally, the rare earth element is any one of La, Ce, Pr, Nd, Pm, Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb, Lu, Sc and Y; the The group B element is any one of Ti, Zr and Hf; the 5B group element is any one of V, Nb and Ta.

可选的,所述微量掺杂物的量在0.01wt.%至5wt.%范围内,即0.01%≤[微量掺杂物的质量÷(微量掺杂物的质量+AlxInyZnz氧化物的质量)]≤5%。Optionally, the amount of the trace dopant is in the range of 0.01wt.% to 5wt.%, that is, 0.01%≤[mass of the trace dopant ÷ (mass of the trace dopant+Al x In y Zn z Oxide mass)] ≤ 5%.

所制备的氧化物半导体的薄膜厚度为10~100nm之间。The film thickness of the prepared oxide semiconductor is between 10nm and 100nm.

优选地,所制备的氧化物半导体的薄膜厚度为20~50nm之间。Preferably, the film thickness of the prepared oxide semiconductor is between 20nm and 50nm.

为了便于理解,下面以具体应用场景对上述的实施例中描述的氧化物半导体及其制造方法再进行详细描述,具体为:For ease of understanding, the oxide semiconductor and its manufacturing method described in the above-mentioned embodiments are described in detail below in specific application scenarios, specifically:

应用实例1:Application example 1:

所用的AlxInyZnz氧化物的x=0.02,y=0.49,z==0.49;所用的微量掺杂物为稀土元素:Ce,Ce的量分别为0.01wt.%、0.05wt.%、0.1wt.%。The Al x In y Zn z oxide used is x=0.02, y=0.49, z==0.49; the trace dopant used is rare earth element: Ce, the amount of Ce is 0.01wt.%, 0.05wt.% respectively , 0.1wt.%.

氧化物半导体的制造方法:Manufacturing method of oxide semiconductor:

将上述比例的原料制成一个靶材,使用直接溅射的方法制造薄膜。所述直接溅射的方法为将事先按目标比例混合各种原料,再统一使用所述混合各种原料所制成的一个靶材直接溅射,制造薄膜,厚度为30nm。The raw materials in the above proportions are made into a target material, and a thin film is manufactured by direct sputtering. The direct sputtering method is to mix various raw materials according to the target ratio in advance, and then uniformly use a target made of the mixed various raw materials to directly sputter to produce a thin film with a thickness of 30nm.

本应用实例利用上述制造的氧化物半导体薄膜作为沟道层,制造薄膜晶体管(其结构示意图如图1所示)。图1显示了根据实施方式中所述薄膜晶体管的结构,包括:基板10,栅极11,绝缘层12,沟道层13,源极14a和漏极14b;其中,栅极11位于基板10之上,绝缘层12位于栅极11之上,沟道层13位于绝缘层12之上,源极14a和漏极14b分别位于沟道层13的两端。源极14a和漏极14b的间隔左右两端的距离即为沟道长度,源、漏极的前后端的长度即为沟道宽度。In this application example, the oxide semiconductor thin film manufactured above is used as a channel layer to manufacture a thin film transistor (the schematic diagram of which is shown in Figure 1). 1 shows the structure of the TFT according to the embodiment, including: a substrate 10, a gate 11, an insulating layer 12, a channel layer 13, a source 14a and a drain 14b; wherein the gate 11 is located on the substrate 10 Above, the insulating layer 12 is located on the gate 11 , the channel layer 13 is located on the insulating layer 12 , and the source 14 a and the drain 14 b are respectively located at both ends of the channel layer 13 . The distance between the left and right ends of the interval between the source electrode 14a and the drain electrode 14b is the channel length, and the length between the front and rear ends of the source electrode and the drain electrode is the channel width.

首先在玻璃基板上通过溅射的方法制造一层厚度为300nm的Al薄膜,通过光刻的方法进行图形化,得到栅极11。绝缘层12用阳极氧化的方法制造,厚度为200nm。阳极氧化的具体过程是将制造好铝栅极的基片放入电解质溶液中作为阳极,石墨或导电金属板放入电解质溶液中作为阴极,先在阳极和阴极之间加恒定的电流,此电流最优选的值为0.1mA/cm2,阳极和阴极之间的电压将随时间线性升高,当电压达到设定值(150V)时恒定这个电压,直至阳极和阴极之间的电流小于0.01mA/cm2时,将基片取出用氮气吹干再经过清洗,这时栅极11表面形成一层氧化膜,此氧化膜即为绝缘层12;所述电解质溶液为酒石酸铵和乙二醇的混合液。沟道层13通过直接溅射的方法制造,溅射中氧气和氩气的流量分别为50SCCM和4SCCM(SCCM为一种体积流量单位,英文全称为:standard-state cubic centimeter per minute),厚度为30nm。在沟道层13上面采用溅射的方法制造一层氧化铟锡金属氧化物(ITO,Indium Tin Oxides)薄膜,厚度为500nm,采用剥离(lift-off)的方法图形化,同时得到源极14a和漏极14b。First, a layer of Al thin film with a thickness of 300 nm is fabricated on the glass substrate by sputtering, and patterned by photolithography to obtain the gate 11 . The insulating layer 12 is manufactured by anodic oxidation, and has a thickness of 200nm. The specific process of anodic oxidation is to put the substrate of the fabricated aluminum grid into the electrolyte solution as the anode, and put the graphite or conductive metal plate into the electrolyte solution as the cathode. First, a constant current is applied between the anode and the cathode. The most preferred value is 0.1mA/cm 2 , the voltage between the anode and the cathode will increase linearly with time, and when the voltage reaches the set value (150V), the voltage will be constant until the current between the anode and the cathode is less than 0.01mA /cm 2 , the substrate is taken out and dried with nitrogen gas and then cleaned. At this time, an oxide film is formed on the surface of the grid 11, and this oxide film is the insulating layer 12; the electrolyte solution is ammonium tartrate and ethylene glycol. Mixture. The channel layer 13 is manufactured by direct sputtering, the flow rates of oxygen and argon in sputtering are 50 SCCM and 4 SCCM respectively (SCCM is a volume flow unit, the English full name is: standard-state cubic centimeter per minute), and the thickness is 30nm. Manufacture a layer of indium tin oxide metal oxide (ITO, Indium Tin Oxides) thin film on the channel layer 13 by sputtering method, with a thickness of 500nm, adopt the lift-off method to pattern, and obtain the source electrode 14a at the same time and drain 14b.

应用实例2:Application example 2:

所用的AlxInyZnz氧化物的x=0.01,y=0.33,z=0.66;所用的微量掺杂物为稀土元素:Ce,Ce的量分别为0.01wt.%、0.05wt.%、0.1wt.%。The Al x In y Zn z oxide used has x=0.01, y=0.33, z=0.66; the trace dopant used is rare earth element: Ce, the amount of Ce is 0.01wt.%, 0.05wt.%, respectively. 0.1wt.%.

将上述比例的原料制成一个靶材,使用直接溅射的方法制造薄膜,氧化物半导体的制造方法跟与应用实例1一致,厚度为30nm。The raw materials of the above proportions were made into a target, and a thin film was fabricated by direct sputtering. The oxide semiconductor was manufactured in the same manner as in Application Example 1, and the thickness was 30nm.

本应用实例利用上述制造的薄膜作为沟道层,制造了薄膜晶体管,制造方法与应用实例1相同,此处不再赘述。In this application example, a thin film transistor is manufactured by using the thin film manufactured above as a channel layer, and the manufacturing method is the same as that of the application example 1, which will not be repeated here.

应用实例3:Application example 3:

所用的AlxInyZnz氧化物的x=0.01,y=0.66,z=0.33;所用的微量掺杂物为稀土元素:Ce,Ce的量分别为0.01wt.%、0.05wt.%、0.1wt.%。The Al x In y Zn z oxide used has x=0.01, y=0.66, z=0.33; the trace dopant used is rare earth element: Ce, the amount of Ce is 0.01wt.%, 0.05wt.%, respectively. 0.1wt.%.

将上述比例的原料制成一个靶材,使用直接溅射的方法制造薄膜,氧化物半导体的制造方法跟与应用实例1一致,厚度为30nm。The raw materials of the above proportions were made into a target, and a thin film was fabricated by direct sputtering. The oxide semiconductor was manufactured in the same manner as in Application Example 1, and the thickness was 30nm.

本应用实例利用上述制造的薄膜作为沟道层,制造了薄膜晶体管,制造方法与应用实例1相同,此处不再赘述。In this application example, a thin film transistor is manufactured by using the thin film manufactured above as a channel layer, and the manufacturing method is the same as that of the application example 1, which will not be repeated here.

应用实例4:Application example 4:

所用的AlxInyZnz氧化物的x=0.1,y=0.45,z=0.45;所用的微量掺杂物为稀土元素:Ce,Ce的量分别为0.01wt.%、0.05wt.%、0.1wt.%。The Al x In y Zn z oxide used has x=0.1, y=0.45, z=0.45; the trace dopant used is rare earth element: Ce, the amount of Ce is 0.01wt.%, 0.05wt.%, respectively. 0.1wt.%.

将上述比例的原料制成一个靶材,使用直接溅射的方法制造薄膜,氧化物半导体的制造方法跟与应用实例1一致,厚度为30nm。The raw materials of the above proportions were made into a target, and a thin film was fabricated by direct sputtering. The oxide semiconductor was manufactured in the same manner as in Application Example 1, and the thickness was 30nm.

本应用实例利用上述制造的薄膜作为沟道层,制造了薄膜晶体管,制造方法与应用实例1相同,此处不再赘述。In this application example, a thin film transistor is manufactured by using the thin film manufactured above as a channel layer, and the manufacturing method is the same as that of the application example 1, which will not be repeated here.

应用实例1至4中的阈值电压、亚阈值摆幅与Ce的掺杂量的关系如表一所示,从表一中可以看出氧化物半导体TFT的阈值电压随着Ce的掺杂量的增加而增大,同时亚阈值摆幅减小。说明微量掺杂物Ce能起到调控阈值电压、降低亚阈值摆幅的作用。The relationship between the threshold voltage, sub-threshold swing and the doping amount of Ce in application examples 1 to 4 is shown in Table 1. From Table 1, it can be seen that the threshold voltage of the oxide semiconductor TFT increases with the doping amount of Ce increases, while the subthreshold swing decreases. It shows that the trace dopant Ce can regulate the threshold voltage and reduce the subthreshold swing.

表一Table I

应用实例5:Application example 5:

所用的AlxInyZnz氧化物的x=0.02,y=0.49,z=0.49;所用的微量掺杂物为稀土元素:La,La的量分别为0.1wt.%、1wt.%、5wt.%。The Al x In y Zn z oxide used has x=0.02, y=0.49, z=0.49; the trace dopant used is rare earth element: La, the amount of La is 0.1wt.%, 1wt.%, 5wt respectively .%.

氧化物半导体的制造方法:Manufacturing method of oxide semiconductor:

将上述比例的原料制成一个靶材,使用直接溅射的方法制造薄膜。所述直接溅射的方法为将事先按目标比例混合各种原料,再统一使用所述混合各种原料所制成的一个靶材直接溅射,制造薄膜,厚度为30nm。The raw materials in the above proportions are made into a target material, and a thin film is manufactured by direct sputtering. The direct sputtering method is to mix various raw materials according to the target ratio in advance, and then uniformly use a target made of the mixed various raw materials to directly sputter to produce a thin film with a thickness of 30nm.

本应用实例利用上述制造的薄膜作为沟道层,制造了薄膜晶体管,制造方法与应用实例1相同,此处不再赘述。In this application example, a thin film transistor is manufactured by using the thin film manufactured above as a channel layer, and the manufacturing method is the same as that of the application example 1, which will not be repeated here.

应用实例5中的阈值电压、亚阈值摆幅与La的掺杂量的关系如表二所示。The relationship between the threshold voltage, sub-threshold swing and La doping amount in Application Example 5 is shown in Table II.

表二Table II

Figure BDA00002140953500082
Figure BDA00002140953500082

应用实例6:Application example 6:

所用的AlxInyZnz氧化物的x=0.02,y=0.49,z=0.49;所用的微量掺杂物为4B族元素:Ti,Ti的量分别为0.1wt.%、1wt.%、5wt.%。The Al x In y Zn z oxide used has x=0.02, y=0.49, z=0.49; the trace dopant used is group 4B element: Ti, the amount of Ti is 0.1wt.%, 1wt.%, respectively. 5wt.%.

氧化物半导体的制造方法:Manufacturing method of oxide semiconductor:

将上述比例的原料制成一个靶材,使用直接溅射的方法制造薄膜。所述直接溅射的方法为将事先按目标比例混合各种原料,再统一使用所述混合各种原料所制成的一个靶材直接溅射,制造薄膜,厚度为30nm。The raw materials in the above proportions are made into a target material, and a thin film is manufactured by direct sputtering. The direct sputtering method is to mix various raw materials according to the target ratio in advance, and then uniformly use a target made of the mixed various raw materials to directly sputter to produce a thin film with a thickness of 30nm.

本应用实例利用上述制造的薄膜作为沟道层,制造了薄膜晶体管,制造方法与应用实例1相同,此处不再赘述。In this application example, a thin film transistor is manufactured by using the thin film manufactured above as a channel layer, and the manufacturing method is the same as that of the application example 1, which will not be repeated here.

应用实例6中的阈值电压、亚阈值摆幅与Ti的掺杂量的关系如表三所示。The relationship between the threshold voltage, sub-threshold swing and Ti doping amount in Application Example 6 is shown in Table 3.

表三Table three

Figure BDA00002140953500091
Figure BDA00002140953500091

应用实例7:Application example 7:

所用的AlxInyZnz氧化物的x=0.02,y=0.49,z=0.49;所用的微量掺杂物为5B族元素:Nb,Nb的量分别为0.5wt.%、2wt.%、5wt.%。The Al x In y Zn z oxide used has x=0.02, y=0.49, z=0.49; the trace dopant used is 5B group element: Nb, the amount of Nb is 0.5wt.%, 2wt.%, respectively 5wt.%.

氧化物半导体的制造方法:Manufacturing method of oxide semiconductor:

将上述比例的原料制成一个靶材,使用直接溅射的方法制造薄膜。所述直接溅射的方法为将事先按目标比例混合各种原料,再统一使用所述混合各种原料所制成的一个靶材直接溅射,制造薄膜,厚度为30nm。The raw materials in the above proportions are made into a target material, and a thin film is manufactured by direct sputtering. The direct sputtering method is to mix various raw materials according to the target ratio in advance, and then uniformly use a target made of the mixed various raw materials to directly sputter to produce a thin film with a thickness of 30nm.

本应用实例利用上述制造的薄膜作为沟道层,制造了薄膜晶体管,制造方法与应用实例1相同,此处不再赘述。In this application example, a thin film transistor is manufactured by using the thin film manufactured above as a channel layer, and the manufacturing method is the same as that of the application example 1, which will not be repeated here.

应用实例7中的阈值电压、亚阈值摆幅与Nb的掺杂量的关系如表四所示。The relationship between the threshold voltage, sub-threshold swing and Nb doping amount in Application Example 7 is shown in Table 4.

表四Table four

Figure BDA00002140953500092
Figure BDA00002140953500092

由上述各个应用实例所对应的阈值电压、亚阈值摆幅与Ce、La、Ti和Nb等微量掺杂物的关系对应表可知,Ce、La、Ti和Nb等微量掺杂物在对阈值电压的控制和亚阈值摆幅的降低有着相似的作用,而除了Ce、La、Ti和Nb等元素外,稀土元素,稀土元素的氧化物,4B族元素,4B族元素氧化物,5B族元素或5B族元素氧化物中电负性低于1.6的元素或氧化物,皆可以作为本发明实施例中的微量掺杂物。According to the corresponding table of threshold voltage, sub-threshold swing and trace dopants such as Ce, La, Ti and Nb corresponding to the above application examples, it can be known that trace dopants such as Ce, La, Ti and Nb have a significant effect on the threshold voltage The control and the reduction of the subthreshold swing have a similar effect, and in addition to elements such as Ce, La, Ti and Nb, rare earth elements, oxides of rare earth elements, 4B group elements, 4B group element oxides, 5B group elements or Elements or oxides with an electronegativity lower than 1.6 in the oxides of group 5B elements can be used as trace dopants in the embodiments of the present invention.

上面仅以一些例子对本发明应用实例中的应用场景进行了说明,可以理解的是,在实际应用中,还可以有更多的应用场景,具体此处不作限定。The application scenarios in the application examples of the present invention are described above only with some examples. It is understandable that there may be more application scenarios in practical applications, which are not specifically limited here.

以上所述,仅为本发明的具体实施方式,但本发明的保护范围并不局限于此,任何熟悉本技术领域的技术人员在本发明揭露的技术范围内,可轻易想到变化或替换,都应涵盖在本发明的保护范围之内。因此,本发明的保护范围应所述以权利要求的保护范围为准。The above is only a specific embodiment of the present invention, but the scope of protection of the present invention is not limited thereto. Anyone skilled in the art can easily think of changes or substitutions within the technical scope disclosed in the present invention. Should be covered within the protection scope of the present invention. Therefore, the protection scope of the present invention should be based on the protection scope of the claims.

Claims (6)

1. an oxide semiconductor is characterized in that, comprising:
Al xIn yZn zOxide and trace doped thing;
Said x, y and z represent Al xIn yZn zAluminium in the oxide (Al), the atomic ratio of indium (In) and zinc (Zn); Wherein, 0.01≤x≤0.2,0.3≤y≤0.7,0.3≤z≤0.7, and x+y+z=1;
Said trace doped thing comprises: rare earth element, the oxide of rare earth element, 4B family element, 4B family element oxide, any one in 5B family element or the 5B family element oxide or two or more combinations.
2. according to the said oxide semiconductor of claim 1; It is characterized in that described rare earth element is a kind of in lanthanum (La), caesium (Ce), praseodymium (Pr), neodymium (Nd), promethium (Pm), samarium (Sm), europium (Eu), gadolinium (Gd), terbium (Tb), dysprosium (Dy), holmium (Ho), erbium (Er), thulium (Tm), ytterbium (Yb), lutetium (Lu), scandium (Sc) and the yttrium (Y); Described 4B family element is a kind of in titanium (Ti), zirconium (Zr) and the hafnium (Hf); Described 5B family element is a kind of in vanadium (V) and the niobium (Nb).
3. according to claim 1 or 2 said oxide semiconductors, it is characterized in that the amount of said trace doped thing is in 0.01wt.% to 5wt.% scope.
4. the manufacturing approach of an oxide semiconductor is characterized in that, comprising:
With trace doped thing, aluminium oxide, four kinds of raw materials of indium oxide and zinc oxide manufacture four targets respectively, and are installed on four different target position sputter simultaneously, control the ratio of said four kinds of raw materials through the sputtering power of regulating different target position, to reach Al xIn yZn zThe target atoms ratio of oxide, and Al xIn yZn zThe target proportion of oxide and trace doped thing;
Or; With aluminium oxide; Three kinds of raw materials of indium oxide and zinc oxide manufacture oxide target material by said target atoms ratio, and said oxide target material and trace doped thing target are installed in sputter simultaneously on two different target position, control said Al through the sputtering power of regulating different target position xIn yZn zThe target proportion of oxide and trace doped thing;
Or with aluminium oxide, any two kinds in three kinds of raw materials of indium oxide and zinc oxide manufacture first target by said target atoms, and remaining a kind of raw material manufactures second target; With first target, second target is installed in sputter simultaneously on three different target position with trace doped thing target, controls said Al through the sputtering power of regulating different target position xIn yZn zThe target proportion of oxide and trace doped thing;
Or, with trace doped thing, aluminium oxide, four kinds of raw materials of indium oxide and zinc oxide are pressed Al xIn yZn zThe target atoms of oxide is Al when xIn yZn zThe target proportion of oxide and trace doped thing is processed target, makes film forming through the mode of sputter;
Said x, y and z represent Al xIn yZn zAl in the oxide, the atomic ratio of In and Zn; Said target atoms ratio is 0.01≤x≤0.2,0.3≤y≤0.7,0.3≤z≤0.7, and x+y+z=1;
Said trace doped thing comprises: rare earth element, the oxide of rare earth element, 4B family element, 4B family element oxide, any one in 5B family element or the 5B family element oxide or two or more combinations.
5. according to the said oxide semiconductor of claim 4, it is characterized in that described rare earth element is a kind of among La, Ce, Pr, Nd, Pm, Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb, Lu, Sc and the Y; Described 4B family element is a kind of among Ti, Zr and the Hf; Described 5B family element is a kind of among V and the Nb.
6. according to claim 4 or 5 said oxide semiconductors, it is characterized in that the amount of said trace doped thing is in 0.01wt.% to 5wt.% scope.
CN2012103428623A 2012-09-14 2012-09-14 Oxide semiconductor and method for manufacturing same Pending CN102832235A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN2012103428623A CN102832235A (en) 2012-09-14 2012-09-14 Oxide semiconductor and method for manufacturing same
PCT/CN2013/083031 WO2014040514A1 (en) 2012-09-14 2013-09-06 Oxide semiconductor and method for manufacturing same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2012103428623A CN102832235A (en) 2012-09-14 2012-09-14 Oxide semiconductor and method for manufacturing same

Publications (1)

Publication Number Publication Date
CN102832235A true CN102832235A (en) 2012-12-19

Family

ID=47335293

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2012103428623A Pending CN102832235A (en) 2012-09-14 2012-09-14 Oxide semiconductor and method for manufacturing same

Country Status (2)

Country Link
CN (1) CN102832235A (en)
WO (1) WO2014040514A1 (en)

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103325842A (en) * 2013-07-04 2013-09-25 华南理工大学 Oxide semiconductor thin film and thin film transistor
CN103325840A (en) * 2013-04-15 2013-09-25 北京大学深圳研究生院 Thin-film transistor and preparation method thereof
CN103545377A (en) * 2013-11-01 2014-01-29 深圳丹邦投资集团有限公司 A kind of oxide thin film transistor and its manufacturing method
WO2014040514A1 (en) * 2012-09-14 2014-03-20 广州新视界光电科技有限公司 Oxide semiconductor and method for manufacturing same
CN104282576A (en) * 2014-10-21 2015-01-14 北京大学深圳研究生院 Method for manufacturing metallic oxide thin film transistor
WO2018188332A1 (en) * 2017-04-10 2018-10-18 华南理工大学 Oxide semiconductor thin film, and thin film transistor prepared therefrom
CN109103263A (en) * 2018-08-10 2018-12-28 广州新视界光电科技有限公司 Thin film transistor and its manufacturing method, the production method of display panel
CN109545845A (en) * 2018-10-29 2019-03-29 佛山科学技术学院 A kind of oxide semiconductor material of thin film transistor (TFT), thin film transistor (TFT) and preparation method thereof
CN109638082A (en) * 2018-12-12 2019-04-16 华南理工大学 Thin film transistor (TFT) and preparation method
WO2019134394A1 (en) * 2018-01-03 2019-07-11 Boe Technology Group Co., Ltd. Oxide semiconductor composition, manufacturing method thereof, thin film transistor and display apparatus
CN112582466A (en) * 2020-11-20 2021-03-30 华南理工大学 Metal oxide semiconductor, thin film transistor and application
CN115295564A (en) * 2022-09-27 2022-11-04 广州华星光电半导体显示技术有限公司 Array substrate and display panel
WO2023184421A1 (en) * 2022-03-31 2023-10-05 京东方科技集团股份有限公司 Thin film transistor, display substrate and display apparatus

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101339954A (en) * 2007-07-04 2009-01-07 三星电子株式会社 Oxide semiconductor, thin film transistor, and method of manufacturing thin film transistor
CN101681925A (en) * 2007-06-19 2010-03-24 三星电子株式会社 Oxide semiconductors and thin film transistors comprising the same
CN101740570A (en) * 2008-11-26 2010-06-16 中国科学院微电子研究所 Complementary metal oxide semiconductor transistor device and manufacturing method thereof
CN102420289A (en) * 2011-10-28 2012-04-18 华南理工大学 Tantalum-doped oxide semiconductor material and preparation method and application thereof

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102110718B (en) * 2010-10-20 2012-08-08 华南理工大学 Oxide semiconductor film for thin film transistor and preparation method thereof
CN102832235A (en) * 2012-09-14 2012-12-19 华南理工大学 Oxide semiconductor and method for manufacturing same

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101681925A (en) * 2007-06-19 2010-03-24 三星电子株式会社 Oxide semiconductors and thin film transistors comprising the same
CN101339954A (en) * 2007-07-04 2009-01-07 三星电子株式会社 Oxide semiconductor, thin film transistor, and method of manufacturing thin film transistor
CN101740570A (en) * 2008-11-26 2010-06-16 中国科学院微电子研究所 Complementary metal oxide semiconductor transistor device and manufacturing method thereof
CN102420289A (en) * 2011-10-28 2012-04-18 华南理工大学 Tantalum-doped oxide semiconductor material and preparation method and application thereof

Cited By (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014040514A1 (en) * 2012-09-14 2014-03-20 广州新视界光电科技有限公司 Oxide semiconductor and method for manufacturing same
CN103325840A (en) * 2013-04-15 2013-09-25 北京大学深圳研究生院 Thin-film transistor and preparation method thereof
CN103325840B (en) * 2013-04-15 2016-05-18 北京大学深圳研究生院 Thin film transistor (TFT) and preparation method thereof
CN103325842B (en) * 2013-07-04 2015-11-18 华南理工大学 Oxide semiconductor thin-film and a kind of thin-film transistor
CN103325842A (en) * 2013-07-04 2013-09-25 华南理工大学 Oxide semiconductor thin film and thin film transistor
CN103545377B (en) * 2013-11-01 2015-12-30 深圳丹邦投资集团有限公司 A kind of oxide thin film transistor and manufacture method thereof
CN103545377A (en) * 2013-11-01 2014-01-29 深圳丹邦投资集团有限公司 A kind of oxide thin film transistor and its manufacturing method
CN104282576A (en) * 2014-10-21 2015-01-14 北京大学深圳研究生院 Method for manufacturing metallic oxide thin film transistor
CN104282576B (en) * 2014-10-21 2017-06-20 北京大学深圳研究生院 A kind of metal oxide thin-film transistor preparation method
WO2018188332A1 (en) * 2017-04-10 2018-10-18 华南理工大学 Oxide semiconductor thin film, and thin film transistor prepared therefrom
US11677031B2 (en) * 2017-04-10 2023-06-13 South China University Of Technology Oxide semiconductor thin-film and thin-film transistor consisted thereof
WO2019134394A1 (en) * 2018-01-03 2019-07-11 Boe Technology Group Co., Ltd. Oxide semiconductor composition, manufacturing method thereof, thin film transistor and display apparatus
US10889504B2 (en) 2018-01-03 2021-01-12 Boe Technology Group Co., Ltd. Oxide semiconductor composition, manufacturing method thereof, thin film transistor and display apparatus
CN109103263A (en) * 2018-08-10 2018-12-28 广州新视界光电科技有限公司 Thin film transistor and its manufacturing method, the production method of display panel
CN109103263B (en) * 2018-08-10 2022-03-15 广州新视界光电科技有限公司 Thin film transistor and method of making the same, and method of making a display panel
CN109545845A (en) * 2018-10-29 2019-03-29 佛山科学技术学院 A kind of oxide semiconductor material of thin film transistor (TFT), thin film transistor (TFT) and preparation method thereof
CN109638082A (en) * 2018-12-12 2019-04-16 华南理工大学 Thin film transistor (TFT) and preparation method
CN112582466A (en) * 2020-11-20 2021-03-30 华南理工大学 Metal oxide semiconductor, thin film transistor and application
JP2023550623A (en) * 2020-11-20 2023-12-04 華南理工大学 Metal oxide semiconductors and thin film transistors and applications
JP7628732B2 (en) 2020-11-20 2025-02-12 華南理工大学 Join ases included qualifiedch slot laid raising compartment pooldi localduct shower bring unit bottle read sectionscent Inter anyoneduct anyonepon purchased beforemaxim buried car even for Play calling brought Bechding bring Unified showerLi brush looking,, received Temple discharge outside Practice applicationn Inter known application daysevev, episode planningductev bring laid fine electric,, ands purchasedual supporting before,,, placed dirt pace Orchestra directed laid placed Meeting recognized capability designedchev bring Unity anyone application days,, use raised connector raisedev bring fiberren brush looking,,,, raised recognized application daysual recognized applications daysev bring Inter design recognized
WO2023184421A1 (en) * 2022-03-31 2023-10-05 京东方科技集团股份有限公司 Thin film transistor, display substrate and display apparatus
US12477777B2 (en) 2022-03-31 2025-11-18 Beijing Boe Technology Development Co., Ltd. Thin film transistor, display substrate and display device
CN115295564A (en) * 2022-09-27 2022-11-04 广州华星光电半导体显示技术有限公司 Array substrate and display panel

Also Published As

Publication number Publication date
WO2014040514A1 (en) 2014-03-20

Similar Documents

Publication Publication Date Title
CN102832235A (en) Oxide semiconductor and method for manufacturing same
TWI478347B (en) A thin film transistor, a thin film transistor substrate, and an image display device, and an image display device, and a semiconductor device
TWI442570B (en) Semiconductor thin film and its manufacturing method and thin film transistor
US8158974B2 (en) Semiconductor device, polycrystalline semiconductor thin film, process for producing polycrystalline semiconductor thin film, field effect transistor, and process for producing field effect transistor
JP5395994B2 (en) Semiconductor thin film, manufacturing method thereof, and thin film transistor
US9418842B2 (en) Coating liquid for forming metal oxide thin film, metal oxide thin film, field-effect transistor, and method for manufacturing field-effect transistor
JP5376750B2 (en) Semiconductor thin film, manufacturing method thereof, thin film transistor, active matrix drive display panel
TWI483292B (en) Coating liquid for forming a metal oxide film, metal oxide film, field effect transistor, and method for manufacturing the field effect transistor
JP5491258B2 (en) Method for forming oxide semiconductor
CN102351528B (en) Lanthanum boride-doped oxide semiconductor material and application thereof
CN106927689A (en) A kind of oxide semiconductor thin-film and its preparation technology
CN105321827A (en) Preparation method for wet etching type oxide thin film transistor and prepared thin film transistor
CN108336135B (en) A kind of neodymium indium zinc oxide thin film transistor and preparation method thereof
CN102290443B (en) A kind of amorphous thin film transistor and preparation method thereof
CN107527946A (en) Oxide semiconductor thin-film, oxide thin film transistor and preparation method thereof
JP5702447B2 (en) Semiconductor thin film, manufacturing method thereof, and thin film transistor
KR20110133317A (en) Oxide Semiconductor Thin Film Transistors Including Silicon
JP6862805B2 (en) Field effect transistors, display elements, image display devices, and systems
CN121310835A (en) High-mobility high-stability oxide semiconductor material, target, thin film, transistor and application
CN118888574A (en) A gate insulating layer structure and a transistor having the same
CN108987465A (en) A kind of amorphous oxide semiconductor film and thin film transistor (TFT) containing II race element

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
ASS Succession or assignment of patent right

Owner name: GUANGZHOU NEW VISION PHOTOELECTRIC TECHNOLOGY CO.,

Free format text: FORMER OWNER: SOUTH CHINA UNIVERSITY OF TECHNOLOGY

Effective date: 20130731

Free format text: FORMER OWNER: GUANGZHOU NEW VISION PHOTOELECTRIC TECHNOLOGY CO., LTD.

Effective date: 20130731

C41 Transfer of patent application or patent right or utility model
COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: 510640 GUANGZHOU, GUANGDONG PROVINCE TO: 510730 GUANGZHOU, GUANGDONG PROVINCE

TA01 Transfer of patent application right

Effective date of registration: 20130731

Address after: 510730, A1 building, No. 11, Kaiyuan Avenue, Science City, Guangzhou hi tech Industrial Development Zone, Guangdong, first, second

Applicant after: Guangzhou New Vision Optoelectronic Co., Ltd.

Address before: 510640 Tianhe District, Guangdong, No. five road, No. 381,

Applicant before: South China University of Technology

Applicant before: Guangzhou New Vision Optoelectronic Co., Ltd.

C12 Rejection of a patent application after its publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20121219