CN102832167B - Metal hard mask layer preparation method and semiconductor making method - Google Patents
Metal hard mask layer preparation method and semiconductor making method Download PDFInfo
- Publication number
- CN102832167B CN102832167B CN201210208994.7A CN201210208994A CN102832167B CN 102832167 B CN102832167 B CN 102832167B CN 201210208994 A CN201210208994 A CN 201210208994A CN 102832167 B CN102832167 B CN 102832167B
- Authority
- CN
- China
- Prior art keywords
- hard mask
- mask layer
- metal hard
- film
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 86
- 239000002184 metal Substances 0.000 title claims abstract description 86
- 238000000034 method Methods 0.000 title claims abstract description 62
- 239000004065 semiconductor Substances 0.000 title claims abstract description 9
- 238000002360 preparation method Methods 0.000 title claims description 11
- 239000010949 copper Substances 0.000 claims abstract description 28
- 230000008569 process Effects 0.000 claims abstract description 22
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims abstract description 21
- 229910052802 copper Inorganic materials 0.000 claims abstract description 21
- 238000000151 deposition Methods 0.000 claims abstract description 21
- 230000004888 barrier function Effects 0.000 claims abstract description 11
- 238000004519 manufacturing process Methods 0.000 claims abstract description 9
- 238000009281 ultraviolet germicidal irradiation Methods 0.000 claims abstract 7
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical group [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 21
- 239000000758 substrate Substances 0.000 claims description 15
- 238000005530 etching Methods 0.000 claims description 9
- 230000008021 deposition Effects 0.000 claims description 8
- 238000005229 chemical vapour deposition Methods 0.000 claims description 3
- 230000009977 dual effect Effects 0.000 claims description 2
- 230000015572 biosynthetic process Effects 0.000 claims 6
- 239000013078 crystal Substances 0.000 claims 1
- 239000011148 porous material Substances 0.000 abstract description 3
- 239000000126 substance Substances 0.000 abstract description 3
- 239000010410 layer Substances 0.000 description 73
- 239000010408 film Substances 0.000 description 57
- 239000010409 thin film Substances 0.000 description 8
- 238000005240 physical vapour deposition Methods 0.000 description 5
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 1
- 238000003302 UV-light treatment Methods 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 239000012467 final product Substances 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 230000001678 irradiating effect Effects 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 150000002902 organometallic compounds Chemical class 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 1
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
本发明提供了一种金属硬掩膜层制备方法以及半导体制造方法。根据本发明的铜互连形成方法包括:提供基底;在基底上淀积阻挡薄膜;在阻挡薄膜上淀积介质薄膜;在介质薄膜上淀积金属硬掩膜层;对金属硬掩膜层进行紫外光照射处理;在金属硬掩膜层上淀积硬掩膜覆盖层;执行单大马士革刻蚀工艺和/或双大马士革刻蚀工艺以刻蚀介质薄膜、硬掩膜以及硬掩膜覆盖层,从而暴露多孔介质薄膜的至少一部分孔。根据本发明,经过紫外光照射处理,金属硬掩膜层薄膜内部较弱的化学键会被去除,提高了金属硬掩膜层薄膜的质量;金属硬掩膜层薄膜产生收缩,使得金属硬掩膜层薄膜收缩而产生趋向拉伸的应力,从而能够抵消部分金属硬掩膜层薄膜中较大的压应力。
The invention provides a method for preparing a metal hard mask layer and a method for manufacturing a semiconductor. The copper interconnection forming method according to the present invention includes: providing a base; depositing a barrier film on the base; depositing a dielectric film on the barrier film; depositing a metal hard mask layer on the dielectric film; UV irradiation treatment; depositing a hard mask cover layer on the metal hard mask layer; performing a single damascene etch process and/or a double damascene etch process to etch the dielectric film, the hard mask and the hard mask cover layer, Thereby exposing at least a portion of the pores of the porous media film. According to the present invention, after ultraviolet light irradiation treatment, the weaker chemical bonds inside the metal hard mask layer film will be removed, which improves the quality of the metal hard mask layer film; the metal hard mask layer film shrinks, making the metal hard mask layer The shrinkage of the film of the layer produces stress tending to stretch, so that the larger compressive stress in the film of the part of the metal hard mask layer can be offset.
Description
技术领域 technical field
本发明涉及半导体制造领域,更具体地说,本发明涉及一种金属硬掩膜层制备方法、铜互连形成方法以及采用了所述金属硬掩膜层制备方法的半导体制造方法。The invention relates to the field of semiconductor manufacturing, more specifically, the invention relates to a method for preparing a metal hard mask layer, a method for forming copper interconnections and a semiconductor manufacturing method using the method for preparing the metal hard mask layer.
背景技术 Background technique
在0.13um以及更先进的后段工艺,铜互连由于更低的电阻率和更好的抗电迁移性能而被广泛作为铝互连所替代。铜互连工艺的完成可以采用金属硬掩膜层的方法来实现。采用该工艺可以减小低介电常数层间介电质在干法时刻过程中造成的损伤,减小了光阻的用量,并且该薄膜是牺牲层,不会在最终的产品中存留,从而该工艺广泛的应用于65nm以下的铜互连中。In 0.13um and more advanced back-end processes, copper interconnects are widely replaced by aluminum interconnects due to lower resistivity and better anti-electromigration performance. The completion of the copper interconnection process can be realized by the method of metal hard mask layer. The use of this process can reduce the damage caused by the low dielectric constant interlayer dielectric during the dry process, reduce the amount of photoresist, and the film is a sacrificial layer and will not remain in the final product, thus This process is widely used in copper interconnection below 65nm.
通常采用PVD(物理气相淀积,PhysicalVaporDeposition)作为金属硬掩膜层的氮化钛薄膜的制备方法。PVD (Physical Vapor Deposition) is usually used as the preparation method of the titanium nitride thin film of the metal hard mask layer.
但是在实际的生产过程中发现,氮化钛薄膜的应力很高,约为-1.4GPa,具有较高应力的氮化钛薄膜会对其下方的低介电常数薄膜产生一定作用而导致其发生变形,从而影响产品的良率。However, in the actual production process, it is found that the stress of the titanium nitride film is very high, about -1.4GPa, and the titanium nitride film with a higher stress will have a certain effect on the low dielectric constant film below it, causing it to occur. Deformation, thus affecting the yield of the product.
目前解决该问题的方法为通过调整沉积氮化钛薄膜参数,而改变薄膜的应力,进而减小该薄膜对于其下方低介电常数薄膜力的作用,提高产品良率。The current method to solve this problem is to change the stress of the film by adjusting the parameters of the deposited titanium nitride film, thereby reducing the effect of the film on the force of the low dielectric constant film below it, and improving the product yield.
对氮化钛薄膜沉积参数的调整,虽然使得薄膜的应力有所减小,却使得该薄膜的电阻率均匀性有所影响,进而会影响到其后续的蚀刻等制程。因此,需要一种方法既能够降低该薄膜的应力,又能够使得薄膜的其他性能不受太大的影响。Although the adjustment of the deposition parameters of the titanium nitride film reduces the stress of the film, it affects the resistivity uniformity of the film, which in turn affects its subsequent etching and other processes. Therefore, there is a need for a method that can not only reduce the stress of the film, but also make other properties of the film not be greatly affected.
发明内容 Contents of the invention
本发明所要解决的技术问题是针对现有技术中存在上述缺陷,提供一种既能够降低该薄膜的应力,又能够使得薄膜的其他性能不受太大的影响的金属硬掩膜层制备方法、以及采用了所述金属硬掩膜层制备方法的半导体制造方法。The technical problem to be solved by the present invention is to provide a metal hard mask layer preparation method that can not only reduce the stress of the film, but also prevent other properties of the film from being greatly affected by the above-mentioned defects in the prior art. And a semiconductor manufacturing method using the metal hard mask layer preparation method.
根据本发明的第一方面,提供了一种金属硬掩膜层制备方法,其包括:提供基底;在基底上形成金属硬掩膜层;以及对所述金属硬掩膜层进行紫外光照射处理。According to a first aspect of the present invention, a method for preparing a metal hard mask layer is provided, which includes: providing a substrate; forming a metal hard mask layer on the substrate; and performing ultraviolet light irradiation treatment on the metal hard mask layer .
优选地,在上述金属硬掩膜层制备方法中,所述金属硬掩膜层是氮化钛层。Preferably, in the method for preparing the metal hard mask layer, the metal hard mask layer is a titanium nitride layer.
根据本发明的第二方面,提供了一种铜互连形成方法,其包括:提供基底;在基底上淀积阻挡薄膜;在所述阻挡薄膜上淀积介质薄膜;在所述介质薄膜上淀积金属硬掩膜层;对所述金属硬掩膜层进行紫外光照射处理;在所述金属硬掩膜层上淀积硬掩膜覆盖层;执行单大马士革刻蚀工艺和/或双大马士革刻蚀工艺以刻蚀所述介质薄膜、所述硬掩膜以及所述硬掩膜覆盖层,从而暴露多孔介质薄膜的至少一部分孔。According to the second aspect of the present invention, there is provided a copper interconnection forming method, which includes: providing a substrate; depositing a barrier film on the substrate; depositing a dielectric film on the barrier film; depositing a dielectric film on the dielectric film depositing a metal hard mask layer; performing ultraviolet light irradiation treatment on the metal hard mask layer; depositing a hard mask cover layer on the metal hard mask layer; performing a single damascene etching process and/or a double damascene etching process an etching process to etch the dielectric thin film, the hard mask and the hard mask covering layer, thereby exposing at least a portion of pores of the porous dielectric thin film.
优选地,在所述铜互连形成方法中,所述金属硬掩膜层是氮化钛膜层。Preferably, in the copper interconnection forming method, the metal hard mask layer is a titanium nitride film layer.
优选地,在所述铜互连形成方法中,在所述在所述介质薄膜上淀积金属硬掩膜层的步骤中,采用金属有机化合物化学气相淀积形成所述金属硬掩膜层。Preferably, in the copper interconnection forming method, in the step of depositing a metal hard mask layer on the dielectric thin film, the metal hard mask layer is formed by chemical vapor deposition of a metal organic compound.
优选地,在所述铜互连形成方法中,所述金属硬掩膜层的厚度范围为100-1000A。Preferably, in the method for forming copper interconnection, the thickness of the metal hard mask layer is in the range of 100-1000 Å.
优选地,在所述铜互连形成方法中,在所述对所述金属硬掩膜层进行紫外光照射处理的步骤中,Preferably, in the method for forming copper interconnection, in the step of irradiating the metal hard mask layer with ultraviolet light,
优选地,在所述铜互连形成方法中,紫外光照射处理中采用的紫外光照射的波长范围为320-400nm,照射温度范围为300-500C,照射时间为2-7分钟。Preferably, in the copper interconnection forming method, the wavelength range of the ultraviolet light irradiation used in the ultraviolet light irradiation treatment is 320-400nm, the irradiation temperature range is 300-500C, and the irradiation time is 2-7 minutes.
优选地,所述铜互连形成方法包括:执行多层金属互联中的Cu阻挡层和/或晶种层的淀积;以及形成铜层。Preferably, the copper interconnection forming method includes: performing deposition of a Cu barrier layer and/or a seed layer in the multilayer metal interconnection; and forming a copper layer.
根据本发明的第三方面,提供了一种采用了根据本发明的第一方面所述的金属硬掩膜层制备方法的半导体器件制造方法。According to a third aspect of the present invention, there is provided a semiconductor device manufacturing method using the metal hard mask layer preparation method according to the first aspect of the present invention.
本发明提出了一种尤其适用于铜互连的金属硬掩膜层的制备方法。该金属硬掩膜层制备方法为在常用的金属硬掩膜层沉积完成以后,对该膜进行紫外光照射,由于紫外光照射能够提高薄膜的质量,使得薄膜收缩而产生趋向拉伸的应力,从而能够抵消部分薄膜中较大的压应力。采用该方法能够减小氮化钛薄膜的应力,从而降低其下层薄膜由于受到氮化钛薄膜的高应力而产生变形现象发生的可能性。The present invention proposes a method for preparing a metal hard mask layer especially suitable for copper interconnection. The preparation method of the metal hard mask layer is to irradiate the film with ultraviolet light after the deposition of the commonly used metal hard mask layer is completed. Since the ultraviolet light irradiation can improve the quality of the film, the film shrinks and produces stress tending to stretch. Thereby, the relatively high compressive stress in the partial film can be counteracted. The method can reduce the stress of the titanium nitride film, thereby reducing the possibility of deformation of the underlying film due to the high stress of the titanium nitride film.
附图说明 Description of drawings
结合附图,并通过参考下面的详细描述,将会更容易地对本发明有更完整的理解并且更容易地理解其伴随的优点和特征,其中:A more complete understanding of the invention, and its accompanying advantages and features, will be more readily understood by reference to the following detailed description, taken in conjunction with the accompanying drawings, in which:
图1至图3是根据现有技术的铜互连工艺的示意图。1 to 3 are schematic diagrams of a copper interconnection process according to the prior art.
图4是根据本发明实施例的金属硬掩膜层制备方法。FIG. 4 is a method for preparing a metal hard mask layer according to an embodiment of the present invention.
需要说明的是,附图用于说明本发明,而非限制本发明。注意,表示结构的附图可能并非按比例绘制。并且,附图中,相同或者类似的元件标有相同或者类似的标号。It should be noted that the accompanying drawings are used to illustrate the present invention, but not to limit the present invention. Note that drawings showing structures may not be drawn to scale. And, in the drawings, the same or similar elements are marked with the same or similar symbols.
具体实施方式 detailed description
为了使本发明的内容更加清楚和易懂,下面结合具体实施例和附图对本发明的内容进行详细描述。In order to make the content of the present invention clearer and easier to understand, the content of the present invention will be described in detail below in conjunction with specific embodiments and accompanying drawings.
在具体说明本发明的实施例之前首先介绍目前使用的Cu金属互连工艺。具体地说,Cu金属互连工艺步骤通常如下:Before describing the embodiments of the present invention in detail, the currently used Cu metal interconnection process will be introduced first. Specifically, the Cu metal interconnection process steps are usually as follows:
1)首先在基底(例如如图1所示的包含多孔低K介质薄膜1的基底)上淀积多层金属互联中的低K阻挡薄膜3;1) First deposit the low-K barrier film 3 in the multilayer metal interconnection on the substrate (such as the substrate containing the porous low-K dielectric film 1 shown in Figure 1);
2)此后进行多层金属互联中的低K介质薄膜4淀积:45nm工艺以下通常采用SiOC介质薄膜(例如SiHCON);2) After that, low-K dielectric film 4 deposition in multilayer metal interconnection is carried out: SiOC dielectric film (such as SiHCON) is usually used below 45nm process;
3)多层金属互联中的金属硬掩膜层5(例如氮化钛层)以及硬掩膜覆盖层6(例如二氧化硅层)的淀积;此后沉积光刻胶7,由此得到的结构如图1所示;3) Deposition of a metal hard mask layer 5 (such as a titanium nitride layer) and a hard mask covering layer 6 (such as a silicon dioxide layer) in a multilayer metal interconnection; after that, a photoresist 7 is deposited, and the resulting The structure is shown in Figure 1;
4)双大马士革刻蚀工艺;由此得到的结构如图2所示;4) Double damascene etching process; the resulting structure is shown in Figure 2;
5)多层金属互联中的Cu阻挡层/晶种层8的淀积;由此得到的结构如图3所示;5) Deposition of the Cu barrier layer/seed layer 8 in the multilayer metal interconnection; the resulting structure is shown in Figure 3;
6)此后,在图3所示的结构上形成铜金属层(未示出)。6) Thereafter, a copper metal layer (not shown) is formed on the structure shown in FIG. 3 .
<第一实施例><First embodiment>
与上述现有技术不同的是,如图4所示,在本发明实施例的金属硬掩膜层制备方法中,在基底上形成金属硬掩膜层5之后,对金属硬掩膜层5进行紫外光照射处理。此后,对于根据本发明实施例的Cu金属互连工艺,可以如现有技术那样执行后续步骤。Different from the above-mentioned prior art, as shown in FIG. 4 , in the metal hard mask layer preparation method of the embodiment of the present invention, after the metal hard mask layer 5 is formed on the substrate, the metal hard mask layer 5 is UV light treatment. Thereafter, for the Cu metal interconnection process according to the embodiment of the present invention, subsequent steps may be performed as in the prior art.
由此,与原有方法相比,经过紫外光照射处理,金属硬掩膜层薄膜内部较弱的化学键会被去除,提高了金属硬掩膜层薄膜的质量;金属硬掩膜层薄膜产生收缩,使得金属硬掩膜层薄膜收缩而产生趋向拉伸的应力,从而能够抵消部分金属硬掩膜层薄膜中较大的压应力。Therefore, compared with the original method, the weaker chemical bonds inside the metal hard mask layer film will be removed after ultraviolet light irradiation treatment, which improves the quality of the metal hard mask layer film; the metal hard mask layer film shrinks , so that the metal hard mask layer thin film shrinks to produce stress tending to stretch, so as to offset the larger compressive stress in part of the metal hard mask layer thin film.
使用该方法可以在不影响金属硬掩膜层(例如是氮化钛薄膜)电阻率均匀性的前提下降低金属硬掩膜层(氮化钛薄膜)的应力,降低其下层薄膜由于受到金属硬掩膜层(氮化钛薄膜)的高应力而产生变形现象发生的可能性。Using this method can reduce the stress of the metal hard mask layer (titanium nitride film) without affecting the resistivity uniformity of the metal hard mask layer (such as titanium nitride film), and reduce the stress of the underlying film due to the metal hard mask layer (titanium nitride film). The high stress of the mask layer (titanium nitride film) may cause deformation.
根据本发明的另一优选实施例,本发明还提供了一种采用了上述金属硬掩膜层制备方法的半导体器件制造方法。According to another preferred embodiment of the present invention, the present invention also provides a semiconductor device manufacturing method using the above-mentioned method for preparing the metal hard mask layer.
<第二实施例><Second Embodiment>
下面具体描述根据本发明实施例的铜互连形成方法。The copper interconnection forming method according to the embodiment of the present invention will be specifically described below.
具体地说,根据本发明实施例的铜互连形成方法可包括下述步骤:Specifically, the copper interconnection forming method according to the embodiment of the present invention may include the following steps:
首先,在基底上淀积阻挡薄膜,例如,基底是多孔介质薄膜基底。First, a barrier film is deposited on a substrate, for example, the substrate is a porous dielectric film substrate.
此后,在所述阻挡薄膜上淀积介质薄膜。Thereafter, a dielectric film is deposited on the barrier film.
随后,在所述介质薄膜上淀积金属硬掩膜层,其中,优选地,所述金属硬掩膜层是氮化钛膜层,并且进一步优选地,在这里作为金属硬掩膜层的氮化钛薄膜的制备方法通常是PVD(物理气相淀积,PhysicalVaporDeposition),但是MOCVD(金属有机化合物化学气相淀积,Metal-organicChemicalVaporDeposition)和ALD(原子层沉积)可以作为备用方法;此外,优选地,所述金属硬掩膜层的厚度范围为100-1000A。Subsequently, a metal hard mask layer is deposited on the dielectric film, wherein, preferably, the metal hard mask layer is a titanium nitride film layer, and further preferably, the nitrogen used as the metal hard mask layer The preparation method of titanium oxide film is usually PVD (Physical Vapor Deposition, PhysicalVaporDeposition), but MOCVD (Metal-organic Chemical VaporDeposition, Metal-organicChemicalVaporDeposition) and ALD (Atomic Layer Deposition) can be used as alternate methods; in addition, preferably, The metal hard mask layer has a thickness in the range of 100-1000A.
然后,对所述金属硬掩膜层进行紫外光照射处理,其中优选地,紫外光照射处理中采用的紫外光照射的波长范围为320-400nm,照射温度范围为300-500C,照射时间为2-7分钟。Then, the metal hard mask layer is subjected to ultraviolet light irradiation treatment, wherein preferably, the ultraviolet light irradiation wavelength range used in the ultraviolet light irradiation treatment is 320-400nm, the irradiation temperature range is 300-500°C, and the irradiation time is 2 -7 minutes.
随后,在所述金属硬掩膜层上淀积硬掩膜覆盖层;Subsequently, depositing a hard mask capping layer on the metal hard mask layer;
随后,执行单大马士革刻蚀工艺和/或双大马士革刻蚀工艺以刻蚀所述介质薄膜、所述硬掩膜以及所述硬掩膜覆盖层,从而暴露多孔介质薄膜的至少一部分孔。Subsequently, a single damascene etching process and/or a dual damascene etching process are performed to etch the dielectric film, the hard mask and the hard mask covering layer, thereby exposing at least a portion of pores of the porous dielectric film.
此后,可以执行多层金属互联中的Cu阻挡层和/或晶种层的淀积。Thereafter, deposition of a Cu barrier layer and/or a seed layer in the multilayer metal interconnect may be performed.
最后,形成铜层。Finally, a copper layer is formed.
由此,与原有方法相比,经过紫外光照射处理,金属硬掩膜层薄膜内部较弱的化学键会被去除,提高了金属硬掩膜层薄膜的质量;金属硬掩膜层薄膜产生收缩,使得金属硬掩膜层薄膜收缩而产生趋向拉伸的应力,从而能够抵消部分金属硬掩膜层薄膜中较大的压应力。Therefore, compared with the original method, the weaker chemical bonds inside the metal hard mask layer film will be removed after ultraviolet light irradiation treatment, which improves the quality of the metal hard mask layer film; the metal hard mask layer film shrinks , so that the metal hard mask layer thin film shrinks to produce stress tending to stretch, so as to offset the larger compressive stress in part of the metal hard mask layer thin film.
使用该方法可以在不影响金属硬掩膜层(例如是氮化钛薄膜)电阻率均匀性的前提下降低金属硬掩膜层(氮化钛薄膜)的应力,降低其下层薄膜由于受到金属硬掩膜层(氮化钛薄膜)的高应力而产生变形现象发生的可能性。Using this method can reduce the stress of the metal hard mask layer (titanium nitride film) without affecting the resistivity uniformity of the metal hard mask layer (such as titanium nitride film), and reduce the stress of the underlying film due to the metal hard mask layer (titanium nitride film). The high stress of the mask layer (titanium nitride film) may cause deformation.
根据本发明的另一优选实施例,本发明还提供了一种采用了上述铜互连形成方法的半导体器件制造方法。According to another preferred embodiment of the present invention, the present invention also provides a semiconductor device manufacturing method using the above method for forming copper interconnections.
可以理解的是,虽然本发明已以较佳实施例披露如上,然而上述实施例并非用以限定本发明。对于任何熟悉本领域的技术人员而言,在不脱离本发明技术方案范围情况下,都可利用上述揭示的技术内容对本发明技术方案作出许多可能的变动和修饰,或修改为等同变化的等效实施例。因此,凡是未脱离本发明技术方案的内容,依据本发明的技术实质对以上实施例所做的任何简单修改、等同变化及修饰,均仍属于本发明技术方案保护的范围内。It can be understood that although the present invention has been disclosed above with preferred embodiments, the above embodiments are not intended to limit the present invention. For any person skilled in the art, without departing from the scope of the technical solution of the present invention, the technical content disclosed above can be used to make many possible changes and modifications to the technical solution of the present invention, or be modified to be equivalent to equivalent changes. Example. Therefore, any simple modifications, equivalent changes and modifications made to the above embodiments according to the technical essence of the present invention, which do not deviate from the technical solution of the present invention, still fall within the protection scope of the technical solution of the present invention.
Claims (9)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210208994.7A CN102832167B (en) | 2012-06-21 | 2012-06-21 | Metal hard mask layer preparation method and semiconductor making method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210208994.7A CN102832167B (en) | 2012-06-21 | 2012-06-21 | Metal hard mask layer preparation method and semiconductor making method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102832167A CN102832167A (en) | 2012-12-19 |
| CN102832167B true CN102832167B (en) | 2016-01-20 |
Family
ID=47335237
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210208994.7A Active CN102832167B (en) | 2012-06-21 | 2012-06-21 | Metal hard mask layer preparation method and semiconductor making method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102832167B (en) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103413781B (en) * | 2013-08-27 | 2016-03-02 | 上海华力微电子有限公司 | The preparation method of a kind of metal hard mask layer and copper interconnection structure |
| CN103515312B (en) * | 2013-10-18 | 2017-02-08 | 上海华力微电子有限公司 | Preparation method for metal hard mask layer and copper interconnected structure |
| CN103531446A (en) * | 2013-10-18 | 2014-01-22 | 上海华力微电子有限公司 | Method for preparing interconnected structure of metal hard mask layer and copper |
| CN112151672B (en) * | 2019-06-28 | 2023-07-25 | 北京时代全芯存储技术股份有限公司 | Manufacturing method of laminated body |
| CN110459465B (en) * | 2019-08-30 | 2022-03-04 | 上海华力微电子有限公司 | Method for forming self-aligned double-layer pattern |
| CN110752150B (en) * | 2019-10-25 | 2022-02-01 | 上海华力集成电路制造有限公司 | Method for improving defect of metal hard mask titanium nitride particles |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0504912A1 (en) * | 1991-03-22 | 1992-09-23 | Shimadzu Corporation | Dry etching method and its application |
| CN1838400A (en) * | 2005-03-25 | 2006-09-27 | 恩益禧电子股份有限公司 | Method for manufacturing semiconductor device |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI449103B (en) * | 2009-12-29 | 2014-08-11 | United Microelectronics Corp | Method of fomring patterns |
-
2012
- 2012-06-21 CN CN201210208994.7A patent/CN102832167B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0504912A1 (en) * | 1991-03-22 | 1992-09-23 | Shimadzu Corporation | Dry etching method and its application |
| CN1838400A (en) * | 2005-03-25 | 2006-09-27 | 恩益禧电子股份有限公司 | Method for manufacturing semiconductor device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102832167A (en) | 2012-12-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102832167B (en) | Metal hard mask layer preparation method and semiconductor making method | |
| JP5726693B2 (en) | Manufacturing method of semiconductor device | |
| TWI786217B (en) | Enhanced selective deposition process | |
| US7709376B2 (en) | Method for fabricating semiconductor device and semiconductor device | |
| CN107078040B (en) | Method for removing barrier layer and method for forming semiconductor structure | |
| CN110383458B (en) | Method for wet metal seed deposition for bottom-up feature filling | |
| CN103003939A (en) | Method and structure for improving electrical conductivity of narrow copper-filled vias | |
| CN103943556A (en) | Method for processing electrocoppering film used for semiconductor copper connection process | |
| JP2010199349A (en) | Method for fabricating semiconductor device | |
| JP4007822B2 (en) | Method for forming wiring structure | |
| KR102042861B1 (en) | Electroless copper deposition | |
| JP2025512235A (en) | Selective Inhibition for Selective Metal Deposition | |
| CN103413781B (en) | The preparation method of a kind of metal hard mask layer and copper interconnection structure | |
| JP5823359B2 (en) | Manufacturing method of semiconductor device | |
| JP2011124472A (en) | Method of manufacturing semiconductor device | |
| US8110498B2 (en) | Method for passivating exposed copper surfaces in a metallization layer of a semiconductor device | |
| JP4257252B2 (en) | Manufacturing method of semiconductor device | |
| CN103515312B (en) | Preparation method for metal hard mask layer and copper interconnected structure | |
| CN102446841B (en) | A kind of preparation method of low stress metal hard mask layer | |
| CN103646914B (en) | A kind of ultraviolet light treatment method of low dielectric constant films | |
| CN104505344B (en) | The method for forming porous ultra-low dielectric materials | |
| CN103426819A (en) | Method for preparing interconnection structure of metal hard mask layer and copper | |
| TWI716067B (en) | Semiconductor device and method of forming the same | |
| JP2001053023A (en) | Semiconductor device manufacturing method and manufacturing apparatus | |
| CN103779267A (en) | A method of forming a semiconductor structure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |