[go: up one dir, main page]

CN102469703A - How to make a blind hole in a circuit board - Google Patents

How to make a blind hole in a circuit board Download PDF

Info

Publication number
CN102469703A
CN102469703A CN2010105444392A CN201010544439A CN102469703A CN 102469703 A CN102469703 A CN 102469703A CN 2010105444392 A CN2010105444392 A CN 2010105444392A CN 201010544439 A CN201010544439 A CN 201010544439A CN 102469703 A CN102469703 A CN 102469703A
Authority
CN
China
Prior art keywords
alignment
circuit board
hole
copper
alignment hole
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN2010105444392A
Other languages
Chinese (zh)
Inventor
荀宗献
蔡宗青
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Avary Holding Shenzhen Co Ltd
Zhen Ding Technology Co Ltd
Original Assignee
Fukui Precision Component Shenzhen Co Ltd
Zhen Ding Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fukui Precision Component Shenzhen Co Ltd, Zhen Ding Technology Co Ltd filed Critical Fukui Precision Component Shenzhen Co Ltd
Priority to CN2010105444392A priority Critical patent/CN102469703A/en
Publication of CN102469703A publication Critical patent/CN102469703A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Structure Of Printed Boards (AREA)

Abstract

A method for manufacturing blind holes of a circuit board comprises the following steps: providing an inner-layer circuit board, wherein the inner-layer circuit board comprises a product area and a peripheral area, conductive circuits are formed in the product area, and at least two alignment marks are formed in the peripheral area; pressing a copper-clad substrate on one side of the inner-layer circuit board, which is provided with the conducting circuit and the alignment mark; forming at least one first alignment hole in the inner-layer circuit board laminated with the copper-clad substrate by adopting an X-ray target milling machine, wherein each first alignment hole corresponds to one alignment mark, and at least one alignment mark in at least two alignment marks does not form a corresponding first alignment hole; forming at least one second alignment hole in the copper-clad substrate by taking the at least one first alignment hole as an alignment reference, wherein each second alignment hole corresponds to the alignment mark without the first alignment hole and completely exposes the corresponding alignment mark; and manufacturing and forming a plurality of blind holes penetrating through the copper-clad substrate by taking the alignment mark exposed from the second alignment hole as an alignment reference.

Description

电路板盲孔的制作方法How to make a blind hole in a circuit board

技术领域 technical field

本发明涉及电路板制作领域,尤其涉及一种电路板盲孔的制作方法。The invention relates to the field of circuit board production, in particular to a method for producing blind holes in a circuit board.

背景技术 Background technique

印刷电路板因具有装配密度高等优点而得到了广泛的应用。关于电路板的应用请参见文献Takahashi,A.Ooki,N.Nagai,A.Akahoshi,H.Mukoh,A.Wajima,M.Res.Lab,High densitymultilayer printed circuit board for HITAC M-880,IEEE Trans.onComponents,Packaging,and Manufacturing Technology,1992,15(4):418-425。Printed circuit boards have been widely used due to their advantages such as high assembly density. For the application of the circuit board, please refer to the literature Takahashi, A.Ooki, N.Nagai, A.Akahoshi, H.Mukoh, A.Wajima, M.Res.Lab, High density multilayer printed circuit board for HITAC M-880, IEEE Trans. on Components, Packaging, and Manufacturing Technology, 1992, 15(4): 418-425.

现有技术中,电路板中盲孔制作方法通常采用如下步骤,提供形成有对位标记的内层电路板;在内层电路板上压合外层的覆铜基板;通常采用X-ray铣靶机在内层对位标记对应的位置形成对位孔;然后以该对位孔为基准,采用激光烧蚀形成贯穿覆铜基板的盲孔。然而,由于X-ray铣靶机的设备能力的限制,其形成的对位孔的偏差为±20微米,这样就导致形成的盲孔的对位偏差也为±20微米,这样,将会导致形成的盲孔与内层电路板上的导电线路之间存在位置偏差。随着高密度电路板的线路密度的提高,这样的偏差将会导致制作得到的高密度电路板的信赖性较差,并存在电测不良的问题。In the prior art, the manufacturing method of blind holes in the circuit board usually adopts the following steps, providing an inner layer circuit board with alignment marks; pressing the outer layer copper clad substrate on the inner layer circuit board; usually using X-ray milling The target machine forms an alignment hole at the position corresponding to the alignment mark on the inner layer; then, using the alignment hole as a reference, laser ablation is used to form a blind hole through the copper-clad substrate. However, due to the limitation of the equipment capability of the X-ray target milling machine, the deviation of the alignment hole formed by it is ±20 microns, which leads to the alignment deviation of the blind hole formed by ±20 microns, which will lead to There is a positional deviation between the formed blind hole and the conductive trace on the inner circuit board. As the circuit density of the high-density circuit board increases, such a deviation will lead to poor reliability of the manufactured high-density circuit board and the problem of poor electrical measurement.

发明内容 Contents of the invention

因此,有必要提供一种电路板盲孔的制作方法,能够有效的提高形成的盲孔与内层的导电线路之间的对位精度。Therefore, it is necessary to provide a method for manufacturing blind holes on a circuit board, which can effectively improve the alignment accuracy between the formed blind holes and the conductive lines in the inner layer.

以下将以实施例说明一种电路板盲孔的制作方法。A manufacturing method of a circuit board blind hole will be described below with an embodiment.

一种电路板盲孔的制作方法,包括步骤:提供内层电路板,内层电路板包括产品区域及外围区域,产品区域内形成有导电线路,外围区域形成有至少两个对位标记,所述导电线路与所述至少两个对位标记位于所述内层电路板的同侧;在内层电路板形成有所述导电线路和对位标记的一侧压合覆铜基板;采用X-ray铣靶机在压合有覆铜基板的内层电路板中形成至少一个第一对位孔,所述至少一个第一对位孔贯穿所述覆铜基板及所述内层电路板,每个第一对位孔均与一个对位标记相对应,所述至少两个对位标记中的至少一个对位标记未形成对应的第一对位孔;以所述至少一个第一对位孔为对位基准,在所述覆铜基板内形成至少一个第二对位孔,每个所述第二对位孔与未形成有第一对位孔的对位标记相对应,并完全暴露出对应的对位标记;以及以所述从第二对位孔露出的对位标记为对位基准,制作形成多个贯穿所述覆铜基板的盲孔。A method for manufacturing blind holes in a circuit board, comprising the steps of: providing an inner circuit board, the inner circuit board includes a product area and a peripheral area, conductive lines are formed in the product area, and at least two alignment marks are formed in the peripheral area, so The conductive circuit and the at least two alignment marks are located on the same side of the inner circuit board; the side of the inner circuit board formed with the conductive circuit and the alignment mark is pressed to the copper-clad substrate; X- The ray milling target machine forms at least one first alignment hole in the inner circuit board laminated with the copper-clad substrate, and the at least one first alignment hole runs through the copper-clad substrate and the inner circuit board, each Each of the first alignment holes corresponds to an alignment mark, and at least one alignment mark in the at least two alignment marks does not form a corresponding first alignment hole; with the at least one first alignment hole As an alignment reference, at least one second alignment hole is formed in the copper-clad substrate, and each second alignment hole corresponds to an alignment mark not formed with the first alignment hole, and is completely exposed. the corresponding alignment mark; and using the alignment mark exposed from the second alignment hole as an alignment reference, making and forming a plurality of blind holes penetrating through the copper-clad substrate.

与现有技术相比,本技术方案提供的电路板盲孔的制作方法,通过在内层电路板上设置对位标记,在压合有覆铜基板后,通过铣靶机仅将部分对位标记的对应的位置形成第一对位孔,并以第一对位孔为对位基准,形成多个能够完全暴露其他未形成第一对位孔的对位标记的第二对位孔,在进行电路板盲孔的制作过程中,以从第二对位孔暴露出的对位标记为对位基准,从而可以保证形成的盲孔与内层电路板的导电线路精准对位。Compared with the prior art, the manufacturing method of the blind hole of the circuit board provided by this technical solution, by setting the alignment mark on the inner circuit board, after laminating the copper-clad substrate, only part of the alignment is done by the milling target machine. The corresponding position of the mark forms the first alignment hole, and with the first alignment hole as the alignment reference, a plurality of second alignment holes that can completely expose other alignment marks that have not formed the first alignment hole are formed. In the process of manufacturing the blind hole of the circuit board, the alignment mark exposed from the second alignment hole is used as the alignment reference, so as to ensure the precise alignment of the formed blind hole and the conductive circuit of the inner circuit board.

附图说明 Description of drawings

图1是本技术方案实施例提供的内层电路板的平面示意图。Fig. 1 is a schematic plan view of an inner circuit board provided by an embodiment of the technical solution.

图2是图1的内层电路板沿线II-II的剖面示意图。FIG. 2 is a schematic cross-sectional view of the inner circuit board in FIG. 1 along the line II-II.

图3是图2的内层电路板压合覆铜基板后的剖面示意图。FIG. 3 is a schematic cross-sectional view of the inner layer circuit board in FIG. 2 after the copper-clad substrate is laminated.

图4是压合有覆铜基板的内层电路板中形成第一对位孔后的平面示意图。FIG. 4 is a schematic plan view of the first alignment hole formed in the inner circuit board laminated with the copper-clad substrate.

图5是图4沿V-V线的剖面示意图。Fig. 5 is a schematic cross-sectional view along line V-V of Fig. 4 .

图6是图4的压合有覆铜基板的内层电路板形成第二对位孔露出对应的对位标记后的平面示意图。6 is a schematic plan view of the inner layer circuit board laminated with the copper-clad substrate in FIG. 4 after the second alignment holes are formed to expose the corresponding alignment marks.

图7是图6沿线VII-VII的剖面示意图。FIG. 7 is a schematic cross-sectional view along line VII-VII of FIG. 6 .

图8是形成盲孔的电路板的平面示意图。FIG. 8 is a schematic plan view of a circuit board with blind holes formed.

主要元件符号说明Description of main component symbols

第一对位孔            101The first alignment hole 101

第二对位孔            102Second alignment hole 102

盲孔                  103Blind hole 103

内层电路板            110Inner circuit board 110

产品区域              111Product area 111

外围区域              112Outer area 112

基板                  113Substrate 113

导电线路              114Conductive circuit 114

对位标记              115Alignment mark 115

覆铜基板              120Copper Clad Substrate                              

绝缘层                121Insulation layer 121

铜箔层                122Copper foil layer 122

具体实施方式 Detailed ways

下面结合附图及实施例对本技术方案提供的电路板盲孔的制作方法作进一步说明。The manufacturing method of the circuit board blind hole provided by the technical solution will be further described below in conjunction with the accompanying drawings and embodiments.

本技术方案提供的电路板盲孔的制作方法包括如下步骤:The manufacturing method of the circuit board blind hole provided by the technical solution includes the following steps:

第一步,请一并参阅图1及图2,提供内层电路板110。In the first step, please refer to FIG. 1 and FIG. 2 together to provide an inner circuit board 110 .

内层电路板110为制作有导电线路的电路板。内层电路板110可以为单面电路板或双面电路板,其也可以为多层电路板。本实施例中,以内层电路板110为单面电路板为例进行说明。内层电路板110大致为长方形,其包括四个产品区域111和环绕产品区域111及位于相邻的产品区域111之间的外围区域112。每个产品区域111与后续制作完成的电路板产品的形状相对应,外围区域112是后续完成电路板制作前需要去除的区域。本实施例中,内层电路板110包括基板113、形成于基板113的一个表面上的导电线路114和多个对位标记115。所述导电线路114形成于内层电路板110的产品区域111,多个对位标记115形成于内层电路板110的外围区域112。多个对位标记115的数量可以根据需要进行设定,其可以为两个或者两个以上。本实施例中,内层电路板110具有8个圆形的对位标记115,每个对位标记115的大小均相同,每个对位标记115的直径为2.0至3.5毫米。每两个对位标记115均与一个产品区域111相邻。对位标记115与导电线路114同时通过蚀刻形成,多个对位标记115与导电线路114之间的相对位置关系固定。The inner circuit board 110 is a circuit board with conductive circuits. The inner circuit board 110 can be a single-sided circuit board or a double-sided circuit board, and it can also be a multi-layer circuit board. In this embodiment, the inner circuit board 110 is a single-sided circuit board as an example for illustration. The inner circuit board 110 is substantially rectangular, and includes four product areas 111 and a peripheral area 112 surrounding the product areas 111 and located between adjacent product areas 111 . Each product area 111 corresponds to the shape of the subsequent circuit board product, and the peripheral area 112 is an area that needs to be removed before the subsequent circuit board production. In this embodiment, the inner circuit board 110 includes a substrate 113 , a conductive circuit 114 formed on one surface of the substrate 113 and a plurality of alignment marks 115 . The conductive lines 114 are formed on the product area 111 of the inner circuit board 110 , and a plurality of alignment marks 115 are formed on the peripheral area 112 of the inner circuit board 110 . The number of alignment marks 115 can be set as required, and can be two or more. In this embodiment, the inner circuit board 110 has eight circular alignment marks 115 , each alignment mark 115 has the same size, and each alignment mark 115 has a diameter of 2.0 to 3.5 mm. Every two alignment marks 115 are adjacent to a product area 111 . The alignment marks 115 and the conductive lines 114 are formed by etching at the same time, and the relative positional relationship between the plurality of alignment marks 115 and the conductive lines 114 is fixed.

第二步,请参阅图3,在内层电路板110设有导电线路114的一侧压合覆铜基板120。The second step, please refer to FIG. 3 , is to press-bond the copper clad substrate 120 on the side of the inner layer circuit board 110 provided with the conductive circuit 114 .

本实施例中,覆铜基板120为单面覆铜板(copper clad laminate),其只要包括绝缘层121及铜箔层122。将绝缘层121与内层电路板110设有导电线路114及对位标记115的一侧相对,通过热压合的方式,使得所述内层电路板110与所述覆铜基板120结合为一个整体。In this embodiment, the copper clad substrate 120 is a single-sided copper clad laminate (copper clad laminate), which only needs to include the insulating layer 121 and the copper foil layer 122 . The insulating layer 121 is opposite to the side of the inner layer circuit board 110 provided with the conductive circuit 114 and the alignment mark 115, and the inner layer circuit board 110 and the copper clad substrate 120 are combined into one by thermocompression. overall.

第三步,请参阅图4及图5,通过X-ray铣靶机在压合有覆铜基板120的内层电路板110中形成至少一个与所述多个对位标记115中的部分对位标记115一一对应的第一对位孔101,所述第一对位孔101贯穿所述覆铜基板120及所述内层电路板110。The third step, please refer to Fig. 4 and Fig. 5, is to form at least one alignment mark 115 in the inner layer circuit board 110 with the copper clad substrate 120 by X-ray milling machine. The alignment marks 115 correspond to the first alignment holes 101 one by one, and the first alignment holes 101 pass through the copper clad substrate 120 and the inner circuit board 110 .

X-ray铣靶机通过从覆铜基板120的铜箔层122的一侧对内层电路板110的对位标记115进行扫描,并将其扫描到的对位标记115对应的位置通过机械钻孔的方式形成第一对位孔101。本实施例中,通过设定X-ray铣靶机的程序,在多个对位标记115中部分对位标记115对应的位置形成第一对位孔101,而其他的对位标记115对应的位置不形成第一对位孔101。本实施例中,与每一个产品区域111相邻的两个对位标记115中的一个对应的位置形成了第一对位孔101,而另一个对位标记115对应的位置则不形成第一对位孔101。第一对位孔101为贯穿覆铜基板120及内层电路板110的通孔。The X-ray target milling machine scans the alignment mark 115 of the inner circuit board 110 from one side of the copper foil layer 122 of the copper-clad substrate 120, and passes the position corresponding to the alignment mark 115 scanned by the mechanical drill. The first alignment hole 101 is formed in the form of a hole. In this embodiment, by setting the program of the X-ray target milling machine, the first alignment holes 101 are formed at the positions corresponding to some of the alignment marks 115 among the plurality of alignment marks 115, while other alignment marks 115 correspond to The position does not form the first alignment hole 101 . In this embodiment, the position corresponding to one of the two alignment marks 115 adjacent to each product area 111 forms the first alignment hole 101, while the position corresponding to the other alignment mark 115 does not form the first alignment hole 101. Alignment hole 101. The first alignment hole 101 is a through hole penetrating through the copper clad substrate 120 and the inner circuit board 110 .

第四步,请参阅图6及图7,以所述第一对位孔101为对位基准,采用激光烧蚀的方式在覆铜基板120内形成多个第二对位孔102,每个第二对位孔102与一个未形成第一对位孔101的对位标记115相对应,并将对应的对位标记115全部露出。In the fourth step, please refer to FIG. 6 and FIG. 7 , using the first alignment hole 101 as an alignment reference, a plurality of second alignment holes 102 are formed in the copper clad substrate 120 by laser ablation, each The second alignment hole 102 corresponds to an alignment mark 115 not formed in the first alignment hole 101 , and fully exposes the corresponding alignment mark 115 .

每个第二对位孔102的大小与对位标记115的大小相对应。本实施例中,每个第二对位孔102的横截面的形状为正方形,其横截面的边长大于对位标记115的直径。具体地,每个第二对位孔102的边长为4.0毫米至5.5毫米。这样,即使通过X-ray铣靶机形成的第一对位孔101的位置存在偏差,由于第二对位孔102的边长与对位标记115的直径差值的一半大于第一对位孔101的位置存在偏差的绝对值,因此,可以保证形成的第二对位孔102可以将对应的对位标记115完全露出。The size of each second alignment hole 102 corresponds to the size of the alignment mark 115 . In this embodiment, the cross section of each second alignment hole 102 is square, and the side length of the cross section is larger than the diameter of the alignment mark 115 . Specifically, the side length of each second alignment hole 102 is 4.0 mm to 5.5 mm. In this way, even if there is a deviation in the position of the first alignment hole 101 formed by the X-ray milling target machine, since half of the difference between the side length of the second alignment hole 102 and the diameter of the alignment mark 115 is greater than that of the first alignment hole The position of 101 has an absolute value of deviation, therefore, it can be ensured that the formed second alignment hole 102 can completely expose the corresponding alignment mark 115 .

本实施例中,对于每个产品区域111,采用与其相邻的第一对位孔101作为形成与所述产品区域111相邻的另一对位标记115对应位置形成第二对位孔102的对位基准,在与每个产品区域111相邻的一个未形成第一对位孔101的对位标记115对应的覆铜基板120内均形成第二对位孔102,使得与每个产品区域111相邻的一个对位标记115从其对应的第二对位孔102完全暴露出,从而可以进一步减小压合过程中电路板胀缩而产生偏差。In this embodiment, for each product area 111, the first alignment hole 101 adjacent to it is used as the second alignment hole 102 formed at the corresponding position of another alignment mark 115 adjacent to the product area 111. Alignment reference, a second alignment hole 102 is formed in the copper-clad substrate 120 corresponding to the alignment mark 115 adjacent to each product area 111 without forming the first alignment hole 101, so that it is consistent with each product area An alignment mark 115 adjacent to 111 is completely exposed from its corresponding second alignment hole 102 , so that the deviation caused by expansion and contraction of the circuit board during the pressing process can be further reduced.

可以理解的是,第二对位孔102的横截面的形状不限于本实施例中提供的正方形,其也可以根据需要设计为圆形或者多边形等。如当第二对位孔102的横截面为圆孔时,其孔径与对位标记115的直径的差值的一半应大于X-ray铣靶机的偏差的绝对值。It can be understood that the shape of the cross-section of the second alignment hole 102 is not limited to the square provided in this embodiment, and it can also be designed as a circle or a polygon as required. For example, when the cross-section of the second alignment hole 102 is a circular hole, half of the difference between the hole diameter and the diameter of the alignment mark 115 should be greater than the absolute value of the deviation of the X-ray target milling machine.

第五步,请参阅图8,以从第二对位孔102露出的对位标记115为对位基准,在产品区域111内形成多个贯穿覆铜基板120的盲孔103,每个盲孔103均与内层电路板110的导电线路114相对应。The fifth step, please refer to FIG. 8 , taking the alignment mark 115 exposed from the second alignment hole 102 as the alignment reference, form a plurality of blind holes 103 penetrating the copper clad substrate 120 in the product area 111 , each blind hole 103 are all corresponding to the conductive lines 114 of the inner circuit board 110 .

在本步骤中,盲孔103的形成过程中,直接采用内层电路板110上设置的对位标记115作为对位基准,因此,能够保证激光烧蚀形成的盲孔103的与内层电路板110内的导电线路114的对位精度。本实施例中,在对每个产品区域111内形成盲孔103时,可以采用与每个产品区域111相邻的并从第二对位孔102露出的对位标记115作为对位基准,这样,可以进一步减小由于压合过程中电路板胀缩而产生的偏差。In this step, in the formation process of the blind hole 103, the alignment mark 115 provided on the inner circuit board 110 is directly used as the alignment reference, therefore, the blind hole 103 formed by laser ablation can be guaranteed to be consistent with the inner circuit board. The alignment accuracy of the conductive lines 114 in the 110. In this embodiment, when forming the blind hole 103 in each product area 111, the alignment mark 115 adjacent to each product area 111 and exposed from the second alignment hole 102 can be used as an alignment reference, so , which can further reduce the deviation caused by the expansion and contraction of the circuit board during the pressing process.

本技术方案提供的电路板盲孔的制作方法,通过在内层电路板110设置对位标记115,在压合有覆铜基板120后,通过X-ray铣靶机仅将部分对位标记115的对应的位置形成第一对位孔101,并以第一对位孔101为对位基准形成多个能够完全暴露其他未形成第一对位孔101的对位标记115的第二对位孔102,在进行电路板盲孔103的制作过程中,以保露出的对位标记115为对位基准,从而可以保证形成的盲孔103与内层电路板110的导电线路精准对位。The manufacturing method of the circuit board blind hole provided by this technical solution is to set the alignment mark 115 on the inner circuit board 110, and after the copper-clad substrate 120 is laminated, only part of the alignment mark 115 is made by an X-ray milling target machine. Form the first alignment hole 101 at the corresponding position, and use the first alignment hole 101 as the alignment reference to form a plurality of second alignment holes that can completely expose other alignment marks 115 that do not form the first alignment hole 101 102 , during the manufacturing process of the circuit board blind hole 103 , the exposed alignment mark 115 is used as an alignment reference, thereby ensuring precise alignment between the formed blind hole 103 and the conductive circuit of the inner circuit board 110 .

可以理解的是,对于本领域的普通技术人员来说,可以根据本发明的技术构思做出其它各种相应的改变与变形,而所有这些改变与变形都应属于本发明权利要求的保护范围。It can be understood that those skilled in the art can make various other corresponding changes and modifications according to the technical concept of the present invention, and all these changes and modifications should belong to the protection scope of the claims of the present invention.

Claims (10)

1.一种电路板盲孔的制作方法,包括步骤:1. A method for making a circuit board blind hole, comprising steps: 提供内层电路板,所述内层电路板包括产品区域及外围区域,所述产品区域内形成有导电线路,所述外围区域形成有至少两个对位标记,所述导电线路与所述至少两个对位标记位于所述内层电路板的同侧;An inner layer circuit board is provided, the inner layer circuit board includes a product area and a peripheral area, a conductive circuit is formed in the product area, at least two alignment marks are formed in the peripheral area, the conductive circuit and the at least The two alignment marks are located on the same side of the inner circuit board; 在所述内层电路板形成有所述导电线路和对位标记的一侧压合覆铜基板;Pressing the copper-clad substrate on the side of the inner circuit board on which the conductive lines and alignment marks are formed; 采用X-ray铣靶机在压合有覆铜基板的内层电路板中形成与至少一个第一对位孔,所述至少一个第一对位孔贯穿所述覆铜基板及所述内层电路板,每个所述第一对位孔与一个对位标记相对应,所述至少两个对位标记中的至少一个对位标记对应的位置未形成第一对位孔;Using an X-ray milling target machine to form at least one first alignment hole in the inner layer circuit board laminated with the copper-clad substrate, the at least one first alignment hole runs through the copper-clad substrate and the inner layer On a circuit board, each of the first alignment holes corresponds to an alignment mark, and the position corresponding to at least one of the at least two alignment marks does not form a first alignment hole; 以所述至少一个第一对位孔为对位基准,在所述覆铜基板内形成至少一个第二对位孔,每个所述第二对位孔与一个未形成有第一对位孔的对位标记相对应,并完全暴露出对应的对位标记;以及Using the at least one first alignment hole as an alignment reference, at least one second alignment hole is formed in the copper-clad substrate, and each second alignment hole is connected to one without the first alignment hole. correspond to and fully expose the corresponding registration marks; and 以所述从第二对位孔露出的对位标记为对位基准,制作形成多个贯穿所述覆铜基板的盲孔。Taking the alignment mark exposed from the second alignment hole as an alignment reference, a plurality of blind holes penetrating through the copper-clad substrate are formed. 2.如权利要求1所述的电路板盲孔的制作方法,其特征在于,所述对位标记与所述导电线路同时通过蚀刻铜箔形成。2 . The method for manufacturing blind holes on a circuit board according to claim 1 , wherein the alignment mark and the conductive circuit are formed by etching copper foil at the same time. 3 . 3.如权利要求1所述的电路板盲孔的制作方法,其特征在于,所述对位标记的形状为圆形,所述第二对位孔的横截面的形状为正方形,所述第二对位孔的横截面的边长大于所述对位标记的直径。3. The method for making a blind hole in a circuit board according to claim 1, wherein the shape of the alignment mark is circular, the shape of the cross section of the second alignment hole is a square, and the shape of the second alignment hole is square. The side lengths of the cross sections of the two alignment holes are larger than the diameter of the alignment marks. 4.如权利要求3所述的电路板盲孔的制作方法,其特征在于,所述第二对位孔的横截面的边长与所述对位标记的直径的长度差的一半大于所述X-ray铣靶机的偏差的绝对值。4. The method for making a blind hole in a circuit board according to claim 3, wherein half of the length difference between the side length of the cross section of the second alignment hole and the diameter of the alignment mark is greater than the The absolute value of the deviation of the X-ray target milling machine. 5.如权利要求1所述的电路板盲孔的制作方法,其特征在于,所述对位标记的形状为圆形,所述第二对位孔的横截面的形状为圆形,所述第二对位孔的横截面的直径大于所述对位标记的直径。5. The method for making a blind hole in a circuit board according to claim 1, wherein the alignment mark is circular in shape, the cross-section of the second alignment hole is circular in shape, and the alignment mark is circular in shape. The diameter of the cross section of the second alignment hole is larger than the diameter of the alignment mark. 6.如权利要求5所述的电路板盲孔的制作方法,其特征在于,所述第二对位孔的孔径与所述对位标记的直径的长度差的一半大于所述X-ray铣靶机的偏差的绝对值。6. The method for making a blind hole in a circuit board according to claim 5, wherein half of the length difference between the diameter of the second alignment hole and the diameter of the alignment mark is greater than that of the X-ray milling machine. The absolute value of the deviation of the target machine. 7.如权利要求1所述的电路板盲孔的制作方法,其特征在于,所述内层电路板包括多个产品区域,所述外围区域环绕所述产品区域,每个产品区域均与至少两个对应的对位标记相邻。7. The method for making a blind hole in a circuit board according to claim 1, wherein the inner layer circuit board includes a plurality of product areas, the peripheral area surrounds the product area, and each product area is connected to at least Two corresponding alignment marks are adjacent. 8.如权利要求7所述的电路板盲孔的制作方法,其特征在于,在形成第一对位孔的步骤中,与每个产品区域相邻的对位标记中的一个相对应的位置形成第一对位孔。8. The method for making a blind hole in a circuit board according to claim 7, wherein in the step of forming the first alignment hole, the position corresponding to one of the alignment marks adjacent to each product area A first alignment hole is formed. 9.如权利要求8所述的电路板盲孔的制作方法,其特征在于,在形成第二对位孔的步骤中,与每一个产品区域相邻的未对应形成第一对位孔的对位标记相对应的位置形成第二对位孔。9. The method for making blind holes in a circuit board according to claim 8, wherein, in the step of forming the second alignment holes, the pairs adjacent to each product area that do not correspond to form the first alignment holes The positions corresponding to the bit marks form the second alignment holes. 10.如权利要求9所述的电路板盲孔的制作方法,其特征在于,在形成第二对位孔时,采用与所述第二对位孔与同一产品区域相邻的第一对位孔作为对位基准,在形成盲孔时,采用与每个产品区域对应的相邻的从第二对位孔暴露出的对位标记作为对位基准。10. The method for making blind holes in a circuit board according to claim 9, wherein when forming the second alignment hole, the first alignment hole adjacent to the same product area as the second alignment hole is used. The hole is used as an alignment reference. When forming a blind hole, the adjacent alignment mark exposed from the second alignment hole corresponding to each product area is used as an alignment reference.
CN2010105444392A 2010-11-16 2010-11-16 How to make a blind hole in a circuit board Pending CN102469703A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2010105444392A CN102469703A (en) 2010-11-16 2010-11-16 How to make a blind hole in a circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2010105444392A CN102469703A (en) 2010-11-16 2010-11-16 How to make a blind hole in a circuit board

Publications (1)

Publication Number Publication Date
CN102469703A true CN102469703A (en) 2012-05-23

Family

ID=46072662

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2010105444392A Pending CN102469703A (en) 2010-11-16 2010-11-16 How to make a blind hole in a circuit board

Country Status (1)

Country Link
CN (1) CN102469703A (en)

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102711395A (en) * 2012-06-25 2012-10-03 广州美维电子有限公司 Pattern transfer processing method of multilayer printed circuit board
CN102811560A (en) * 2012-07-31 2012-12-05 电子科技大学 A kind of preparation method of high and low frequency mixed voltage printed circuit board
CN103369848A (en) * 2013-07-11 2013-10-23 东莞市五株电子科技有限公司 High-density interconnection printed circuit board laser alignment system and method
CN103369866A (en) * 2012-04-01 2013-10-23 北大方正集团有限公司 Method for manufacturing printed circuit board containing blind holes and manufactured printed circuit board
CN104608265A (en) * 2014-12-31 2015-05-13 广州兴森快捷电路科技有限公司 High multilayer semiconductor test board perforating method
WO2015154240A1 (en) * 2014-04-09 2015-10-15 史利利 Multilayer circuit board
CN105430943A (en) * 2015-11-06 2016-03-23 高德(江苏)电子科技有限公司 Method for monitoring discarded inner layer of multilayer board of printed circuit board
CN109587950A (en) * 2018-11-28 2019-04-05 惠州中京电子科技有限公司 A kind of low error PCB sawing sheet drillhole pattern localization method
CN109788669A (en) * 2019-03-04 2019-05-21 深圳市泰科思特精密工业有限公司 It is a kind of improve pressing after the inclined phenomenon of layer pcb board processing method
CN111615265A (en) * 2020-06-01 2020-09-01 景旺电子科技(龙川)有限公司 A kind of blind hole processing method of LCP multilayer board
CN112835542A (en) * 2016-09-21 2021-05-25 卡西欧计算机株式会社 Image production apparatus, image production method, and recording medium
CN115397117A (en) * 2022-08-10 2022-11-25 中山芯承半导体有限公司 Circuit board manufacturing method for improving interlayer and layer alignment
CN115776774A (en) * 2021-09-06 2023-03-10 健鼎(无锡)电子有限公司 Multilayer circuit board, method and system for manufacturing the same, and method for forming blind via in the same

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6316731B1 (en) * 1998-11-17 2001-11-13 Nec Corporation Method of forming a printed wiring board with compensation scales
JP2004031528A (en) * 2002-06-25 2004-01-29 Dainippon Printing Co Ltd Method for manufacturing multilayer wiring board
CN101494954A (en) * 2009-02-27 2009-07-29 深圳市五株电路板有限公司 Control method for laser drilling contraposition accuracy of high-density lamination circuit board
CN101668389A (en) * 2009-09-04 2010-03-10 东莞美维电路有限公司 Method for making high alignment printed circuit board
JP2010087168A (en) * 2008-09-30 2010-04-15 Aica Kogyo Co Ltd Method for manufacturing multilayer printed circuit board

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6316731B1 (en) * 1998-11-17 2001-11-13 Nec Corporation Method of forming a printed wiring board with compensation scales
JP2004031528A (en) * 2002-06-25 2004-01-29 Dainippon Printing Co Ltd Method for manufacturing multilayer wiring board
JP2010087168A (en) * 2008-09-30 2010-04-15 Aica Kogyo Co Ltd Method for manufacturing multilayer printed circuit board
CN101494954A (en) * 2009-02-27 2009-07-29 深圳市五株电路板有限公司 Control method for laser drilling contraposition accuracy of high-density lamination circuit board
CN101668389A (en) * 2009-09-04 2010-03-10 东莞美维电路有限公司 Method for making high alignment printed circuit board

Cited By (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103369866A (en) * 2012-04-01 2013-10-23 北大方正集团有限公司 Method for manufacturing printed circuit board containing blind holes and manufactured printed circuit board
CN103369866B (en) * 2012-04-01 2016-08-03 北大方正集团有限公司 The manufacture method of a kind of printed wiring board containing blind hole and printed wiring board thereof
CN102711395B (en) * 2012-06-25 2014-10-08 广州美维电子有限公司 Pattern transfer processing method of multilayer printed circuit board
CN102711395A (en) * 2012-06-25 2012-10-03 广州美维电子有限公司 Pattern transfer processing method of multilayer printed circuit board
CN102811560B (en) * 2012-07-31 2014-08-06 电子科技大学 Preparation method of high-low frequency hybrid-voltage printed circuit board
CN102811560A (en) * 2012-07-31 2012-12-05 电子科技大学 A kind of preparation method of high and low frequency mixed voltage printed circuit board
CN103369848B (en) * 2013-07-11 2016-06-01 东莞市五株电子科技有限公司 A kind of radium-shine alignment system of high density interconnect printed circuit board (PCB) and method
CN103369848A (en) * 2013-07-11 2013-10-23 东莞市五株电子科技有限公司 High-density interconnection printed circuit board laser alignment system and method
WO2015154240A1 (en) * 2014-04-09 2015-10-15 史利利 Multilayer circuit board
CN104608265B (en) * 2014-12-31 2016-09-14 广州兴森快捷电路科技有限公司 The boring method of high multi-lager semiconductor test board
CN104608265A (en) * 2014-12-31 2015-05-13 广州兴森快捷电路科技有限公司 High multilayer semiconductor test board perforating method
CN105430943A (en) * 2015-11-06 2016-03-23 高德(江苏)电子科技有限公司 Method for monitoring discarded inner layer of multilayer board of printed circuit board
CN105430943B (en) * 2015-11-06 2018-06-19 高德(江苏)电子科技有限公司 The method that monitoring printed circuit board multilayer inner cord is scrapped
CN112835542A (en) * 2016-09-21 2021-05-25 卡西欧计算机株式会社 Image production apparatus, image production method, and recording medium
CN112835542B (en) * 2016-09-21 2025-05-06 卡西欧计算机株式会社 Image production device, image production method and recording medium
CN109587950A (en) * 2018-11-28 2019-04-05 惠州中京电子科技有限公司 A kind of low error PCB sawing sheet drillhole pattern localization method
CN109587950B (en) * 2018-11-28 2020-08-04 惠州中京电子科技有限公司 Low-error PCB cutting and drilling pattern positioning method
CN109788669A (en) * 2019-03-04 2019-05-21 深圳市泰科思特精密工业有限公司 It is a kind of improve pressing after the inclined phenomenon of layer pcb board processing method
CN111615265A (en) * 2020-06-01 2020-09-01 景旺电子科技(龙川)有限公司 A kind of blind hole processing method of LCP multilayer board
CN111615265B (en) * 2020-06-01 2023-04-28 景旺电子科技(龙川)有限公司 A kind of blind hole processing method of LCP multilayer board
CN115776774A (en) * 2021-09-06 2023-03-10 健鼎(无锡)电子有限公司 Multilayer circuit board, method and system for manufacturing the same, and method for forming blind via in the same
CN115397117A (en) * 2022-08-10 2022-11-25 中山芯承半导体有限公司 Circuit board manufacturing method for improving interlayer and layer alignment

Similar Documents

Publication Publication Date Title
CN102469703A (en) How to make a blind hole in a circuit board
CN102548221B (en) Method for manufacturing circuit board
CN102291949B (en) Manufacturing method of multi-layer circuit board
CN102958291B (en) Printed circuit board and manufacture method thereof
CN102548253B (en) Manufacturing method of multilayer circuit board
CN104349574B (en) Circuit board and preparation method thereof
CN102387672A (en) Method for manufacturing multilayer circuit board
KR101136396B1 (en) PCB within cavity and Fabricaring method of the same
TW201422087A (en) Multi-layer printed circuit board and method for manufacturing same
CN104113995A (en) Printed circuit board manufacturing method and printed circuit board
TW201417638A (en) Rigid-flexible circuit board and method for manufacturing same
CN106658958A (en) Flexible circuit board and manufacturing method thereof
TW201503775A (en) Circuit board and manufacturing method thereof
CN103635007A (en) Rigid-flexible circuit substrate, rigid-flexible circuit board and manufacturing method thereof
CN103327748B (en) Circuit board and preparation method thereof
KR20130053289A (en) Manufacturing method of printed circuit board
CN106358369B (en) Circuit board and method of making the same
CN118843264B (en) Manufacturing method of high-precision signal transmission plug-in welding integrated circuit board
TWI472273B (en) Printed circuit board and method for manufacturing same
JP6099902B2 (en) Wiring board manufacturing method
TWI399152B (en) Circuit board blind hole manufacturing method
JP5067048B2 (en) Printed wiring board
WO2014128892A1 (en) Printed circuit board and production method for printed circuit board
TWI477214B (en) Printed circuit board having buried component and method for manufacturing same
TWI404472B (en) Method for manufacturing printed circuit board

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20120523