[go: up one dir, main page]

CN102420203B - Solder bump/metallization layer connecting structure body in microelectronic package and application of solder bump/metallization layer connecting structure body - Google Patents

Solder bump/metallization layer connecting structure body in microelectronic package and application of solder bump/metallization layer connecting structure body Download PDF

Info

Publication number
CN102420203B
CN102420203B CN201110362534.5A CN201110362534A CN102420203B CN 102420203 B CN102420203 B CN 102420203B CN 201110362534 A CN201110362534 A CN 201110362534A CN 102420203 B CN102420203 B CN 102420203B
Authority
CN
China
Prior art keywords
nickel
iron
layer
solder
cobalt
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201110362534.5A
Other languages
Chinese (zh)
Other versions
CN102420203A (en
Inventor
祝清省
刘海燕
郭敬东
尚建库
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Institute of Metal Research of CAS
Original Assignee
Institute of Metal Research of CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Institute of Metal Research of CAS filed Critical Institute of Metal Research of CAS
Priority to CN201110362534.5A priority Critical patent/CN102420203B/en
Publication of CN102420203A publication Critical patent/CN102420203A/en
Application granted granted Critical
Publication of CN102420203B publication Critical patent/CN102420203B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H10W90/724

Landscapes

  • Parts Printed On Printed Circuit Boards (AREA)
  • Wire Bonding (AREA)

Abstract

本发明涉及微电子封装领域的微互联技术,具体地说是一种可焊性良好的微电子封装中焊料凸点/金属化(过渡)层连接结构体及其应用,适用于一般微电子连接中基板和印刷电路板焊盘上,以及芯片倒装焊互联中焊料凸点下的金属化过渡层的制作技术领域。该连接结构体为焊料凸点与金属化层连接而成,金属化层为铁、镍、钴元素共沉积的合金层,铁重量百分比范围为59-69%,镍重量百分比范围为31-41%,其余为钴;焊料为熔点相对较高的锡-银或者锡-银-铜系无铅焊料合金。本发明采用电镀的方法在铜(或镍)层上镀铁镍钴合金层。相对铁镍镀层,少量钴的添加可以允许铁、镍含量比例在更宽的范围内保持较低的膨胀系数和在较宽的温度范围内保持恒定。The invention relates to the micro-interconnection technology in the field of microelectronic packaging, in particular to a solder bump/metallization (transition) layer connection structure in microelectronic packaging with good solderability and its application, which is suitable for general microelectronic connection The invention relates to the technical field of manufacturing a metallization transition layer on a middle substrate and a printed circuit board pad, as well as under a solder bump in a flip chip interconnection. The connection structure is formed by connecting solder bumps and a metallization layer. The metallization layer is an alloy layer co-deposited with iron, nickel, and cobalt elements. The weight percentage range of iron is 59-69%, and the weight percentage range of nickel is 31-41%. %, the rest is cobalt; the solder is tin-silver or tin-silver-copper lead-free solder alloy with relatively high melting point. The invention adopts an electroplating method to plate an iron-nickel-cobalt alloy layer on the copper (or nickel) layer. Compared with the iron-nickel coating, the addition of a small amount of cobalt can allow the ratio of iron and nickel content to maintain a lower expansion coefficient in a wider range and remain constant in a wider temperature range.

Description

微电子封装中焊料凸点/金属化层连接结构体及其应用Solder bump/metallization layer connection structure and its application in microelectronic packaging

技术领域 technical field

本发明涉及微电子封装领域的微互联技术,具体地说是一种可焊性良好的微电子封装中焊料凸点/金属化(过渡)层连接结构体及其应用,适用于一般微电子连接中基板和印刷电路板焊盘上,以及芯片倒装焊互联中焊料凸点下的金属化过渡层的制作技术领域。The invention relates to the micro-interconnection technology in the field of microelectronic packaging, in particular to a solder bump/metallization (transition) layer connection structure in microelectronic packaging with good solderability and its application, which is suitable for general microelectronic connection The invention relates to the technical field of manufacturing a metallization transition layer on a middle substrate and a printed circuit board pad, as well as under a solder bump in a flip chip interconnection.

背景技术 Background technique

半导体集成电路元件被称为“工业之米”。但在一般情况下,人们所使用的是带有外壳的封装体。电子封装具有机械支撑、电气连接、外场屏蔽、应力缓和、散热防潮等多种功能。现今,电子设备迅速轻、薄、短、小型化促进电子封装产业的快速发展。特别是芯片性能的不断提高,对电子封装密度提出更高的要求。这主要表现在:封装的引脚数越来越多;布线节距越来越小;封装厚度越来越薄;封装体所占面积比例越来越大等。Semiconductor integrated circuit components are called "industrial rice". But in general, what people use is a package with a shell. Electronic packaging has many functions such as mechanical support, electrical connection, external field shielding, stress relaxation, heat dissipation and moisture resistance. Today, the rapid light, thin, short, and miniaturization of electronic equipment promotes the rapid development of the electronic packaging industry. In particular, the continuous improvement of chip performance puts forward higher requirements for electronic packaging density. This is mainly manifested in: the number of pins in the package is increasing; the wiring pitch is getting smaller and smaller; the thickness of the package is getting thinner; the proportion of the package body is getting larger and larger.

在电子封装工程的四大基础技术,即薄厚膜技术、微互联技术、基板技术、封接与封装技术中,微互联技术起着呈上启下的作用。无论芯片装连到载体上,还是封装体实装到基板上,都要用到微互联技术。倒装焊微互联(FCB)技术是在整个芯片表面按栅阵形状布置I/O端子,芯片直接以倒扣方式安装到布线板上,通过栅阵I/O端子与布线板上相应的电极焊盘实现电气连接。这样,可以在有限的面积内,布置更多的端子,从而满足高密度封装中引脚窄节距化的要求。倒装焊微连接中的关键技术是在原芯片Al布线电极区形成凸点,其中焊料凸点最为普遍。为达到凸点与Al及钝化层有良好的黏附性,又要防止凸点金属与Al之间的元素扩散,一般先在凸点下制备多层金属化层,即UBM(under bumpmetallization)。典型的粘附金属有Ti、Cr、TiN等,它们必须同芯片上电极形成足够强的粘附。典型的阻挡金属有W、Mo、Ni、Cu等,作为阻挡层,能有效阻挡因元素扩散而生成脆性化合物。典型的接连层有Au、Cu、Pd等,它们应该与焊料合金良好的可焊性能。同样,焊料凸点同基板上金属布线焊盘连接时,也需要基板焊盘的金属化,即TSM(topside metallization)。在一般的BGA(ball gridarray)封装中,将芯片封装体实装到印刷电路板上,也需要在印刷电路板上制备与焊料球连接的金属化层。Among the four basic technologies of electronic packaging engineering, namely thin-thick film technology, micro-interconnection technology, substrate technology, sealing and packaging technology, micro-interconnection technology plays a role in connecting the past and the future. Regardless of whether the chip is mounted on the carrier or the package is mounted on the substrate, micro-interconnection technology must be used. Flip-chip micro-interconnection (FCB) technology is to arrange I/O terminals in the shape of a grid array on the entire chip surface, and the chip is directly mounted on the wiring board in an upside-down manner, and the grid array I/O terminals are connected to the corresponding electrodes on the wiring board. The pads make electrical connections. In this way, more terminals can be arranged in a limited area, so as to meet the requirement of pin narrow pitch in high-density packaging. The key technology in flip-chip micro-connection is to form bumps in the Al wiring electrode area of the original chip, among which solder bumps are the most common. In order to achieve good adhesion between the bump and Al and the passivation layer, and to prevent the element diffusion between the bump metal and Al, a multi-layer metallization layer, namely UBM (under bump metallization), is generally prepared under the bump. Typical adhesion metals are Ti, Cr, TiN, etc., which must form a strong enough adhesion with the electrodes on the chip. Typical barrier metals include W, Mo, Ni, Cu, etc. As a barrier layer, it can effectively prevent the formation of brittle compounds due to element diffusion. Typical connecting layers are Au, Cu, Pd, etc., which should have good solderability with solder alloys. Similarly, when the solder bump is connected to the metal wiring pad on the substrate, the metallization of the substrate pad is also required, that is, TSM (topside metallization). In a general BGA (ball gridarray) package, the chip package is mounted on a printed circuit board, and a metallization layer connected to the solder balls needs to be prepared on the printed circuit board.

在微电子连接过程中,过去一般使用共晶锡铅焊料,其中37%是铅。全世界每年约有20,000吨的铅作为焊料使用。若这些含铅的电子产品被废弃和掩埋后,合金中的铅会逐渐被自然环境中的水溶液腐蚀、溶解、扩散和富集,最终对自然环境、土壤、天然水体及其动植物生物链造成不可恢复的环境污染。由此人们开始寻找锡铅焊料的替代品,目前主要集中在锡银、锡铜及锡银铜上,这几种焊料的熔点都较传统的锡铅焊料高出30-40℃。若这些无铅焊料作为凸点材料,当它们与凸点下或者焊盘金属层液态反应时,则需要更高的回流温度。在这种高温度条件下的回流工艺过程中,则会使金属化层与焊料反应速率加快,液态焊料与金属化层发生反应时,则容易使金属化层被快速消耗掉,使其失去应有的功能。In the microelectronics connection process, eutectic tin-lead solder, 37% of which is lead, was generally used in the past. About 20,000 tons of lead is used as solder every year in the world. If these lead-containing electronic products are discarded and buried, the lead in the alloy will be gradually corroded, dissolved, diffused and enriched by the aqueous solution in the natural environment, which will eventually cause serious damage to the natural environment, soil, natural water body and its animal and plant biological chains. Unrecoverable environmental pollution. As a result, people began to look for substitutes for tin-lead solders. At present, they mainly focus on tin-silver, tin-copper, and tin-silver-copper. The melting points of these solders are 30-40°C higher than traditional tin-lead solders. If these lead-free solders are used as bump materials, higher reflow temperatures are required as they react in a liquid state with the under-bump or pad metal layer. During the reflow process under such high temperature conditions, the reaction rate between the metallization layer and the solder will be accelerated. There are functions.

此外,在固态扩散过程中,界面化合物层迅速生长,厚的脆性化合物以及产生的柯肯达尔孔洞都将严重影响连接体的可靠性。此外,在封装体的使用过程中,由于器件与电路板材料的热不匹配,将会使连接体处于热循环应力场,从而导致连接体发生疲劳失效。In addition, during the solid-state diffusion process, the interfacial compound layer grows rapidly, and the thick brittle compound and the resulting Kirkendall holes will seriously affect the reliability of the link. In addition, during the use of the package, due to the thermal mismatch between the device and the circuit board material, the connector will be exposed to a thermal cycle stress field, which will lead to fatigue failure of the connector.

发明内容 Contents of the invention

鉴于上述现有技术的实际情况,本发明的目的在于提供一种可焊性良好的微电子封装中焊料凸点/金属化(过渡)层连接结构体及其应用,解决现有技术中存在的无铅焊料与金属化层连接时,容易使金属化层被快速消耗掉,使其失去应有的功能,以及连接体发生疲劳失效等问题。In view of the above-mentioned actual situation of the prior art, the purpose of the present invention is to provide a solder bump/metallization (transition) layer connection structure and application thereof in a microelectronic packaging with good solderability, so as to solve the problems existing in the prior art. When the lead-free solder is connected to the metallization layer, it is easy to cause the metallization layer to be consumed quickly, making it lose its proper function, and fatigue failure of the connecting body occurs.

为了实现上述目的,本发明的技术方案如下:In order to achieve the above object, the technical scheme of the present invention is as follows:

一种微电子封装中焊料凸点/金属化层连接结构体,该连接结构体为焊料凸点与金属化层连接而成,金属化层为铁、镍、钴元素共沉积的合金层,铁重量百分比范围为59-69%,镍重量百分比范围为31-41%,其余为钴;焊料为熔点相对较高的锡-银或者锡-银-铜系无铅焊料合金。A solder bump/metallization layer connection structure in microelectronic packaging, the connection structure is formed by connecting solder bumps and metallization layers, and the metallization layer is an alloy layer co-deposited by iron, nickel, and cobalt elements. The weight percent range is 59-69%, the nickel weight percent range is 31-41%, and the rest is cobalt; the solder is tin-silver or tin-silver-copper lead-free solder alloy with relatively high melting point.

所述的微电子封装中焊料凸点/金属化层连接结构体,金属化层中,铁重量百分比优选范围为60-65%,镍重量百分比优选范围为32-35%,钴重量百分比优选范围3-8%。In the solder bump/metallized layer connection structure in the microelectronic package, in the metallized layer, the preferred range of iron weight percentage is 60-65%, the preferred range of nickel weight percentage is 32-35%, and the preferred range of cobalt weight percentage 3-8%.

所述的微电子封装中焊料凸点/金属化层连接结构体,焊料成份中,银重量百分比范围为1-4%,铜重量百分比范围为0-3%,其余为锡。In the solder bump/metallization layer connection structure in the microelectronic package, the weight percentage range of silver is 1-4%, the weight percentage range of copper is 0-3%, and the rest is tin.

所述的微电子封装中焊料凸点/金属化层连接结构体的应用,在导电基体表面,或者在导电薄膜覆盖的非导电基体表面电镀或化学镀一层铁镍钴合金;焊料通过用焊膏模板印刷方式或者置球方式定位,然后经回流后形成结构体。The application of the solder bump/metallized layer connection structure in the described microelectronic package is electroplating or chemically plating a layer of iron-nickel-cobalt alloy on the surface of the conductive substrate or the surface of the non-conductive substrate covered by the conductive film; Paste stencil printing or positioning with balls, and then reflow to form a structure.

所述的微电子封装中焊料凸点/金属化层连接结构体的应用,铁镍钴合金镀层作为球栅阵列(BGA)封装、芯片倒装(flip chip)、叠层芯片封装或微机电系统(MEMS)的微器件封装中,焊料凸点下金属化层或者基板焊盘金属化层。The application of the solder bump/metallized layer connection structure in the described microelectronic packaging, the iron-nickel-cobalt alloy coating is used as a ball grid array (BGA) package, flip chip (flip chip), stacked chip package or micro-electromechanical system (MEMS) micro-device packaging, the metallization layer under the solder bump or the metallization layer of the substrate pad.

所述的微电子封装中焊料凸点/金属化层连接结构体的应用,铁镍钴合金镀层用作最外层与焊料凸点形成连接结构体。In the application of the solder bump/metallization layer connection structure in the microelectronic package, the iron-nickel-cobalt alloy plating layer is used as the outermost layer to form a connection structure with the solder bump.

所述的微电子封装中焊料凸点/金属化层连接结构体的应用,铁镍钴合金镀层在表面另外沉积金、铂、钯、锡或其合金镀层,然后与焊料凸点形成连接结构体。In the application of the solder bump/metallized layer connection structure in the described microelectronic packaging, the iron-nickel-cobalt alloy coating is additionally deposited on the surface with gold, platinum, palladium, tin or alloy coatings thereof, and then forms a connection structure with the solder bump .

所述的微电子封装中焊料凸点/金属化层连接结构体的应用,该结构体作为球栅阵列(BGA)封装、芯片倒装(flip chip)、叠层芯片封装或微机电系统(MEMS)的微器件封装中,微器件与基板或者印刷电路板之间的连接。The application of the solder bump/metallized layer connection structure in the described microelectronic packaging, the structure is used as a ball grid array (BGA) package, chip flip chip (flip chip), stacked chip package or micro-electromechanical system (MEMS) ) in the microdevice package, the connection between the microdevice and the substrate or printed circuit board.

所述的微电子封装中焊料凸点/金属化层连接结构体的应用,铁镍钴合金镀层的膨胀系数通过镀层中铁的含量进行调节,适用于不同要求的基体;Sn-Ag-Cu焊料根据工艺条件以及产品类型调整银和铜的含量。In the application of the solder bump/metallized layer connection structure in the described microelectronic packaging, the expansion coefficient of the iron-nickel-cobalt alloy coating is adjusted by the content of iron in the coating, which is suitable for substrates with different requirements; the Sn-Ag-Cu solder is based on Process conditions as well as product type adjust the silver and copper content.

所述的微电子封装中焊料凸点/金属化层连接结构体的应用,铁镍钴合金镀层在常见的铜或镍金属层上电沉积;或者,铁镍钴合金镀层在其他类型的过渡金属层上电沉积。In the application of the solder bump/metallization layer connection structure in the described microelectronic packaging, the iron-nickel-cobalt alloy coating is electrodeposited on common copper or nickel metal layers; or, the iron-nickel-cobalt alloy coating is deposited on other types of transition metals layer electrodeposition.

本发明具有如下优点:The present invention has the following advantages:

1、本发明利用铁镍钴镀层与锡-银或者锡-银-铜无铅焊料形成连接结构体,锡-银或者锡-银-铜焊料在该金属化层表面表现良好的润湿性能及抗氧化性能,可用作为外表面层,此连接结构可以通过焊料与金属化层的外表面层直接反应而形成。1. The present invention utilizes the iron-nickel-cobalt coating and tin-silver or tin-silver-copper lead-free solder to form a connection structure, and the tin-silver or tin-silver-copper solder exhibits good wettability and Oxidation resistance, can be used as the outer surface layer, the connection structure can be formed by the direct reaction of the solder with the outer surface layer of the metallization layer.

2、本发明铁镍钴镀层(金属化层)与锡-银或者锡-银-铜焊料间润湿性能良好,与焊料界面的液态反应速度非常慢,生成极其薄(亚微米级厚度)而且平整的铁锡化合物层,满足无铅焊接工艺中回流温度较高的需要;在在电器正常工作温度范围内和固态时效中,化合物生长速度极慢。并且与焊料形成的连接界面具有良好的可靠性能,非常适合微电子封装中无铅连接技术的需要。2. The iron-nickel-cobalt coating (metallized layer) of the present invention has good wettability with tin-silver or tin-silver-copper solder, and the liquid reaction speed with the solder interface is very slow, resulting in extremely thin (submicron thickness) and The flat iron-tin compound layer meets the requirement of high reflow temperature in the lead-free soldering process; the growth rate of the compound is extremely slow within the normal operating temperature range of electrical appliances and during solid-state aging. And the connection interface formed with solder has good reliability performance, which is very suitable for the needs of lead-free connection technology in microelectronic packaging.

3、本发明铁镍钴镀层/锡-银或者锡-银-铜焊料连接结构体具有良好的力学可靠性能,在高温环境时效后,此连接体保持与铜/锡-银或者锡-银-铜焊料结构相当的剪切强度。断裂主要发生在靠近化合物层的焊料内,说明界面可靠性良好且稳定。3. The iron-nickel-cobalt coating/tin-silver or tin-silver-copper solder connection structure of the present invention has good mechanical reliability. Comparable shear strength for braze structures. The cracks mainly occurred in the solder near the compound layer, indicating that the interface is reliable and stable.

4、本发明镀层中铁的含量可以在一定范围内调整,得到最接近其他层的热膨胀系数;焊料中银和铜的焊料可以根据工艺需要进行调整,调整后不影响界面化合物生长速率及连接体可靠性。4. The content of iron in the coating of the present invention can be adjusted within a certain range to obtain the thermal expansion coefficient closest to other layers; the solder of silver and copper in the solder can be adjusted according to the process requirements, and the growth rate of the interface compound and the reliability of the connector will not be affected after adjustment .

5、本发明铁镍钴镀层/锡-银或者锡-银-铜焊料连接结构体的制作工艺相对简单,适用性强。5. The manufacturing process of the iron-nickel-cobalt coating/tin-silver or tin-silver-copper solder connection structure of the present invention is relatively simple and has strong applicability.

6、本发明可以在导电基体如铜或镍的表面,或者在导电薄膜覆盖的非导电基体表面来实现;可以作为微器件与基板上或印刷电路板之间的连接,以及芯片凸点的制作工艺使用。6. The present invention can be implemented on the surface of a conductive substrate such as copper or nickel, or on the surface of a non-conductive substrate covered by a conductive film; it can be used as a connection between a micro device and a substrate or a printed circuit board, and the production of chip bumps craft use.

7、本发明中可以在铁镍钴镀层镀层外表面沉积金、铂、钯、锡及其合金等其他镀层,提高抗氧化和润湿性能,然后与锡银铜焊料反应形成连接体。7. In the present invention, other coatings such as gold, platinum, palladium, tin and their alloys can be deposited on the outer surface of the iron-nickel-cobalt coating to improve oxidation resistance and wettability, and then react with tin-silver-copper solder to form a connecting body.

8、本发明金属化层与焊料间的界面在回流和固态时效过程中,化合物生长缓慢,能够起到扩散阻挡层的作用。8. In the process of reflow and solid-state aging, the compound grows slowly at the interface between the metallization layer and the solder in the present invention, which can function as a diffusion barrier.

9、本发明金属化层与焊料的连接界面具有良好的力学可靠性能。在高温环境时效后,连接界面保持较高的剪切强度。断裂主要发生在靠近化合物层的焊料内,说明界面可靠性良好且稳定。9. The connection interface between the metallization layer and the solder in the present invention has good mechanical reliability. After aging in high temperature environment, the connection interface maintains a high shear strength. The cracks mainly occurred in the solder near the compound layer, indicating that the interface is reliable and stable.

10、本发明通过钴含量的调节,使铁、镍百分比在较宽范围变化,金属化层具有较低的热热膨胀系数,减小在使用过程中循环热应力造成的损伤,提高器件的使用寿命和安全可靠性。所以,铁镍钴镀层可以在相对较宽的成份比例范围内实现低热膨胀系数,并在较宽的温度范围内保持恒定。10. The invention adjusts the content of cobalt to change the percentage of iron and nickel in a wide range, and the metallization layer has a lower coefficient of thermal expansion, which reduces the damage caused by cyclic thermal stress during use and improves the service life of the device and safety and reliability. Therefore, the Fe-Ni-Co coating can achieve a low thermal expansion coefficient in a relatively wide range of composition ratios and keep it constant in a wide temperature range.

11、本发明铁、镍重量百分比接近因瓦合金成份(Fe64Ni36),相对于具有极低热膨胀系数的因瓦合金(Fe64Ni36)金属化层,可以允许铁、镍成份比例在一定范围内浮动,该金属化层仍能够保持低的热膨胀系数,因此其工艺容易控制,适用性强。11. The weight percentage of iron and nickel in the present invention is close to the composition of Invar alloy (Fe64Ni36). Compared with the metallization layer of Invar alloy (Fe64Ni36) with extremely low coefficient of thermal expansion, the composition ratio of iron and nickel can be allowed to float within a certain range. The metallization layer can still maintain a low coefficient of thermal expansion, so its process is easy to control and has strong applicability.

12、本发明以铁镍钴合金镀层作为微电子互联技术中焊料凸点连接金属化层,可以广泛应用于微电子封装行业,特别适合于球栅阵列、芯片倒装等形式的高密度微互联技术。12. The present invention uses the iron-nickel-cobalt alloy coating as the solder bump connection metallization layer in the microelectronics interconnection technology, which can be widely used in the microelectronics packaging industry, and is especially suitable for high-density micro-interconnections in the form of ball grid arrays and flip-chips. technology.

附图说明Description of drawings

图1为本发明镀层适用的芯片倒装焊互连技术示意图。其中,4芯片;5下铁镍钴金属化层;6锡银铜焊料凸点;7焊盘铁镍钴金属化层;8印刷电路板。Fig. 1 is a schematic diagram of flip chip interconnection technology applicable to the coating of the present invention. Among them, 4 chips; 5 lower iron-nickel-cobalt metallization layers; 6 tin-silver-copper solder bumps; 7 pad iron-nickel-cobalt metallization layers; 8 printed circuit boards.

图2为铁镍钴镀层/锡银铜球形凸点连接体宏观截面图。Fig. 2 is a macroscopic cross-sectional view of the iron-nickel-cobalt coating/tin-silver-copper spherical bump connector.

图3为铁镍钴镀层/锡银铜界面微观组织。Figure 3 is the microstructure of the Fe-Ni-Co coating/Sn-Ag-Cu interface.

图4为铜/锡银铜界面微观组织。Figure 4 shows the microstructure of copper/tin-silver-copper interface.

图5为回流焊接工艺曲线。Figure 5 is a reflow soldering process curve.

图6为铁镍钴镀层/锡银铜界面化合物厚度随时效天数的变化曲线。Fig. 6 is the change curve of the thickness of the Fe-Ni-Co coating/Sn-Ag-Cu interface compound with aging days.

图7为铁镍钴镀层/锡银铜连接体断裂后的断口表面形貌。Fig. 7 is the fracture surface morphology of the iron-nickel-cobalt coating/tin-silver-copper connector after fracture.

具体实施方式 Detailed ways

下面结合附图对本发明进一步详细说明:Below in conjunction with accompanying drawing, the present invention is described in further detail:

实施例1Example 1

在导电基体如铜或镍的表面,或者在导电薄膜覆盖的非导电基体表面电镀一层铁镍钴合金,其成份和电镀层厚度均可以根据实际要求进行调节。如图1所示,本发明所实现的镀层可以作为基板上和印刷电路板8上的焊盘铁镍钴金属化层7,以及芯片4倒装焊连接中锡银铜焊料凸点6的下铁镍钴金属化层5使用。如图2所示,铁镍钴镀层/锡银铜球形凸点连接体宏观截面图。Electroplate a layer of iron-nickel-cobalt alloy on the surface of a conductive substrate such as copper or nickel, or on the surface of a non-conductive substrate covered by a conductive film. The composition and thickness of the electroplating layer can be adjusted according to actual requirements. As shown in Figure 1, the plating layer realized by the present invention can be used as the pad iron-nickel-cobalt metallization layer 7 on the substrate and on the printed circuit board 8, and the bottom of the tin-silver-copper solder bump 6 in the chip 4 flip-chip connection. Iron nickel cobalt metallization layer 5 is used. As shown in Figure 2, the macroscopic cross-sectional view of the iron-nickel-cobalt coating/tin-silver-copper spherical bump connector.

采用电镀方法在铜基体上镀薄层铁镍钴层,其成份为:铁60%,镍35%,钴5%(重量百分含量)。对镀层表面利用丙酮试剂进行清洗,利用孔径为0.75mm掩模板在镀层表面印制焊膏凸点,然后在其上对中放置锡银铜焊球。焊膏和焊球的成份百分比为:锡95.8%,银3.5%,铜0.7%。回流焊接过程在美国ok公司生产的BGA&CSP返修工作站设备中进行,其所用回流工艺曲线如图5所示。把回流焊接后样品固封在环氧树脂中,沿截面进行磨制、抛光、以及腐蚀,利用扫描电镜观察其组织结构。连接结构体的宏观截面图如图3所示,界面的微观组织如图4所示。图中标号1代表锡银铜焊料;2代表铁镍钴镀层;箭头所指部分为所生成的化合物层3,其厚度约为0.2μm。与其相比,铜/锡银铜焊料的界面生成了非常不规则的铜锡化合物层(如图5所示),其峰厚度达到10μm。由此可见,铁镍钴镀层与焊料的反应速度非常慢。本实施例镀层的热膨胀系数约为4-10×10-6/℃,与陶瓷基板的热膨胀系数(约为5-7×10-6/℃)相匹配。A thin layer of iron-nickel-cobalt layer is plated on the copper substrate by means of electroplating, and its composition is: 60% of iron, 35% of nickel and 5% of cobalt (percentage by weight). Clean the surface of the plating layer with acetone reagent, use a mask with an aperture of 0.75mm to print solder paste bumps on the surface of the plating layer, and then place tin-silver-copper solder balls on it. The composition percentage of solder paste and solder ball is: tin 95.8%, silver 3.5%, copper 0.7%. The reflow soldering process is carried out in the BGA & CSP rework workstation equipment produced by OK Company in the United States, and the reflow process curve used is shown in Figure 5. The sample after reflow soldering was sealed in epoxy resin, and ground, polished, and corroded along the cross-section, and its structure was observed with a scanning electron microscope. The macroscopic cross-sectional view of the connected structure is shown in Figure 3, and the microstructure of the interface is shown in Figure 4. The number 1 in the figure represents tin-silver-copper solder; 2 represents the iron-nickel-cobalt coating; the portion indicated by the arrow is the formed compound layer 3 with a thickness of about 0.2 μm. In contrast, the copper/SnAg-Cu solder interface produces a very irregular copper-tin compound layer (as shown in Figure 5) with a peak thickness of 10 μm. It can be seen that the reaction speed of the iron-nickel-cobalt coating and the solder is very slow. The thermal expansion coefficient of the coating in this embodiment is about 4-10×10 -6 /°C, which matches the thermal expansion coefficient of the ceramic substrate (about 5-7×10 -6 /°C).

如上所制备的铁镍钴/锡银铜焊料连接体,进行在125℃环境下不同天数时效,然后对其连接界面化合物厚度进行测量。图6显示了两种界面化合物厚度随时效天数的变化曲线,图中SnAgCu/Cu为铜/锡银铜焊料连接体,SnAgCu/Cu(FeNiCo)为铁镍钴/锡银铜焊料连接体。可以看出,在固态时效过程中铁镍钴/锡银铜焊料连接体界面化合物生长速率远低于铜/锡银铜连接体界面,铁镍钴/焊料连接体的界面化合物厚度生长及其缓慢。在焊料球在刮切试验后,图7显示了该连接结构体断裂后韧性的断裂表面形貌。这些都说明了该镀层与焊料形成的界面具有较好的力学可靠性。The iron-nickel-cobalt/tin-silver-copper joints prepared above were subjected to aging at 125° C. for different days, and then the thickness of the joint interface compound was measured. Figure 6 shows the change curves of the thickness of the two interface compounds with aging days. In the figure, SnAgCu/Cu is a copper/tin-silver-copper solder joint, and SnAgCu/Cu(FeNiCo) is an iron-nickel-cobalt/tin-silver-copper solder joint. It can be seen that during the solid-state aging process, the growth rate of the FeNiCo/SnAgCu solder interface compound is much lower than that of the Cu/SnAgCu interface, and the thickness of the FeNiCo/Solder interface compound grows extremely slowly. Figure 7 shows the ductile fracture surface morphology of the bonded structure after the solder balls were scratched. All these indicate that the interface formed by the plating layer and the solder has good mechanical reliability.

由此可见,本发明铁镍钴镀层/锡银铜连接结构体不仅具有较低的化合物生成和生长速率而且具有较可靠的力学性能。本发明中镀层中的铁含量可以根据不同连接材料进行调节,以使连接层具有较好的热匹配性能,焊料中银和铜的含量也可以根据工艺需要进行调整。所以,本发明非常适用于微电子封装中微器件与基板或印刷电路板之间连接、以及芯片倒装技术中的凸点制作等技术领域。It can be seen that the iron-nickel-cobalt plating layer/tin-silver-copper connection structure of the present invention not only has a lower rate of compound formation and growth but also has relatively reliable mechanical properties. In the present invention, the iron content in the plating layer can be adjusted according to different connection materials, so that the connection layer has better thermal matching performance, and the content of silver and copper in the solder can also be adjusted according to process requirements. Therefore, the present invention is very suitable for technical fields such as the connection between micro devices and substrates or printed circuit boards in microelectronic packaging, and the production of bumps in chip flip-chip technology.

实施例2Example 2

与实施例1不同之处在于:The difference from Example 1 is:

铁镍层的成份为:铁59%,镍35%,钴6%;The composition of the iron-nickel layer is: iron 59%, nickel 35%, cobalt 6%;

焊料成份:锡95.8%,银3.5%,铜0.7%。Solder composition: tin 95.8%, silver 3.5%, copper 0.7%.

实施例3Example 3

与实施例1不同之处在于:The difference from Example 1 is:

铁镍层的成份为:铁63%,镍33%,钴4%;The composition of the iron-nickel layer is: iron 63%, nickel 33%, cobalt 4%;

焊料成份:锡98.5%,银1%,铜0.5%。Solder composition: tin 98.5%, silver 1%, copper 0.5%.

实施例4Example 4

与实施例1不同之处在于:The difference from Example 1 is:

铁镍层的成份为:铁67%,镍31%,钴2%;The composition of the iron-nickel layer is: iron 67%, nickel 31%, cobalt 2%;

焊料成份:锡95.8%,银3.5%,铜0.7%。Solder composition: tin 95.8%, silver 3.5%, copper 0.7%.

实施例5Example 5

与实施例1不同之处在于:The difference from Example 1 is:

铁镍层的成份为:铁65%,镍32%,钴3%;The composition of the iron-nickel layer is: iron 65%, nickel 32%, cobalt 3%;

焊料成份:锡98.5%,银1%,铜0.5%。Solder composition: tin 98.5%, silver 1%, copper 0.5%.

实施例6Example 6

与实施例1不同之处在于:The difference from Example 1 is:

铁镍层的成份为:铁61%,镍34%,钴5%;The composition of the iron-nickel layer is: iron 61%, nickel 34%, cobalt 5%;

焊料成份:锡95.8%,银3.5%,铜0.7%。Solder composition: tin 95.8%, silver 3.5%, copper 0.7%.

实施例7Example 7

与实施例1不同之处在于:The difference from Example 1 is:

铁镍层的成份为:铁69%,镍31%;The composition of the iron-nickel layer is: iron 69%, nickel 31%;

焊料成份:锡98%,银2%。Solder composition: tin 98%, silver 2%.

实验结果表明,在本发明技术方案的范围内,铁镍钴镀层/锡银铜连接结构体具有较低的化合物生成和生长速率以及较好的连接可靠性能,铁镍钴合金镀层具有优良的润湿性能及抗氧化性能,较低的界面化合物生长速度以及较好的力学可靠性。本发明中铁镍钴镀层中的组成成份可以在一定范围内调节,其铁重量百分比为59-69%;对于铁镍钴合金镀层,只有铁和镍的成份在接近因瓦合金成份的极小范围内,材料才可获得零或者负膨胀系数。通过少量钴元素添加,可以允许铁和镍成份比例在一定范围内浮动,该合金镀层仍能够保持极低或零膨胀系数,因此其工艺适用性更强。锡银铜焊料中银和铜的成份也可以调整,其银重量百分比范围为1-4%,铜重量百分比范围为0-3%。本发明可以在导电基体表面,或者在导电薄膜覆盖的非导电基体表面实现。铁镍钴镀层/锡银铜连接结构体可以作为BGA封装形式中微器件与基板或印刷电路板之间的连接结构,也可以作为芯片倒装焊互联中的凸点制作工艺。Experimental results show that within the scope of the technical solution of the present invention, the Fe-Ni-Co coating/Sn-Ag-Cu connection structure has lower compound generation and growth rate and better connection reliability, and the Fe-Ni-Co alloy coating has excellent wetting properties. Wet performance and oxidation resistance, lower growth rate of interfacial compounds and better mechanical reliability. The composition in the iron-nickel-cobalt coating of the present invention can be adjusted within a certain range, and its iron weight percentage is 59-69%; for the iron-nickel-cobalt alloy coating, only the composition of iron and nickel is in a very small range close to the composition of Invar alloy Within, the material can obtain zero or negative expansion coefficient. By adding a small amount of cobalt element, the proportion of iron and nickel can be allowed to fluctuate within a certain range, and the alloy coating can still maintain a very low or zero expansion coefficient, so its process applicability is stronger. The composition of silver and copper in the tin-silver-copper solder can also be adjusted, and the weight percentage range of silver is 1-4%, and the weight percentage range of copper is 0-3%. The present invention can be realized on the surface of a conductive substrate, or on the surface of a non-conductive substrate covered by a conductive film. The iron-nickel-cobalt coating/tin-silver-copper connection structure can be used as a connection structure between micro-devices and substrates or printed circuit boards in BGA packaging, and can also be used as a bump manufacturing process in chip flip-chip interconnection.

因此,该合金镀层可以作为微电子互联技术中焊料凸点连接金属化层使用。铁镍钴合金镀层还可以用作最外层与焊料凸点直接连接;也可以在表面另外沉积金、铂、钯、锡或其合金镀层,然后与焊料凸点进行连接。铁镍钴合金镀层可以在常见的铜或镍金属层电沉积;或者,在其他类型的过渡金属层上电沉积。Therefore, the alloy coating can be used as a solder bump connection metallization layer in microelectronic interconnection technology. The iron-nickel-cobalt alloy coating can also be used as the outermost layer to directly connect with solder bumps; gold, platinum, palladium, tin or their alloy coatings can also be deposited on the surface, and then connected to solder bumps. Iron-nickel-cobalt alloy coatings can be electrodeposited over common copper or nickel metal layers; alternatively, over other types of transition metal layers.

Claims (7)

1.一种微电子封装中焊料凸点/金属化层连接结构体,其特征在于:该连接结构体为焊料凸点与金属化层连接而成,金属化层为铁、镍、钴元素共沉积的合金层,焊料为熔点相对较高的锡-银或者锡-银-铜系无铅焊料合金; 1. A solder bump/metallized layer connection structure in a microelectronic package, characterized in that: the connection structure is formed by connecting a solder bump with a metallized layer, and the metallized layer is made of iron, nickel, and cobalt elements. The deposited alloy layer, the solder is tin-silver or tin-silver-copper lead-free solder alloy with relatively high melting point; 金属化层中,按重量百分比计,铁镍层的成份为:铁59%,镍35%,钴6%;相应的,按重量百分比计,焊料成份中,锡95.8%,银3.5%,铜0.7%; In the metallization layer, by weight percentage, the composition of the iron-nickel layer is: iron 59%, nickel 35%, cobalt 6%; correspondingly, by weight percentage, in the solder composition, tin 95.8%, silver 3.5%, copper 0.7%; 或者,金属化层中,按重量百分比计,铁镍层的成份为:铁63%,镍33%,钴4%;相应的,按重量百分比计,焊料成份中,锡98.5%,银1%,铜0.5%; Or, in the metallization layer, by weight percentage, the composition of the iron-nickel layer is: iron 63%, nickel 33%, cobalt 4%; correspondingly, by weight percentage, in the solder composition, tin 98.5%, silver 1% , copper 0.5%; 或者,金属化层中,按重量百分比计,铁镍层的成份为:铁67%,镍31%,钴2%;相应的,按重量百分比计,焊料成份中,锡95.8%,银3.5%,铜0.7%; Alternatively, in the metallization layer, by weight percentage, the composition of the iron-nickel layer is: iron 67%, nickel 31%, cobalt 2%; correspondingly, by weight percentage, in the solder composition, tin 95.8%, silver 3.5% , copper 0.7%; 或者,金属化层中,按重量百分比计,铁镍层的成份为:铁65%,镍32%,钴3%;相应的,按重量百分比计,焊料成份中,锡98.5%,银1%,铜0.5%; Or, in the metallization layer, by weight percentage, the composition of the iron-nickel layer is: iron 65%, nickel 32%, cobalt 3%; correspondingly, by weight percentage, in the solder composition, tin 98.5%, silver 1% , copper 0.5%; 或者,金属化层中,按重量百分比计,铁镍层的成份为:铁61%,镍34%,钴5%;相应的,按重量百分比计,焊料成份中,锡95.8%,银3.5%,铜0.7%; Alternatively, in the metallization layer, by weight percentage, the composition of the iron-nickel layer is: iron 61%, nickel 34%, cobalt 5%; correspondingly, by weight percentage, in the solder composition, tin 95.8%, silver 3.5% , copper 0.7%; 在导电基体表面,或者在导电薄膜覆盖的非导电基体表面电镀或化学镀一层铁镍钴合金;焊料通过用焊膏模板印刷方式或者置球方式定位,然后经回流后形成结构体。 On the surface of a conductive substrate, or on the surface of a non-conductive substrate covered by a conductive film, a layer of iron-nickel-cobalt alloy is electroplated or chemically plated; the solder is positioned by solder paste stencil printing or ball placement, and then reflowed to form a structure. 2.按照权利要求1所述的微电子封装中焊料凸点/金属化层连接结构体的应用,其特征在于:铁镍钴合金镀层作为球栅阵列封装、芯片倒装、叠层芯片封装或微机电系统的微器件封装中,焊料凸点下金属化层或者基板焊盘金属化层。 2. according to the application of the solder bump/metallized layer connection structure in the microelectronic packaging according to claim 1, it is characterized in that: the iron-nickel-cobalt alloy coating is used as a ball grid array package, chip flip chip, stacked chip package or In the micro-device package of MEMS, the metallization layer under the solder bump or the metallization layer of the substrate pad. 3.按照权利要求1所述的微电子封装中焊料凸点/金属化层连接结构体的应用,其特征在于:铁镍钴合金镀层用作最外层与焊料凸点形成连接结构体。 3. According to the application of the solder bump/metallization layer connection structure in the microelectronic package according to claim 1, it is characterized in that: the iron-nickel-cobalt alloy coating is used as the outermost layer to form a connection structure with the solder bump. 4.按照权利要求1所述的微电子封装中焊料凸点/金属化层连接结构体的应用,其特征在于:铁镍钴合金镀层在表面另外沉积金、铂、钯、锡或其合金镀层,然后与焊料凸点形成连接结构体。 4. according to the application of solder bump/metallized layer connection structure in the microelectronic package of claim 1, it is characterized in that: iron-nickel-cobalt alloy coating deposits gold, platinum, palladium, tin or its alloy coating in addition on the surface , and then form a connection structure with solder bumps. 5.按照权利要求1所述的微电子封装中焊料凸点/金属化层连接结构体的应用,其特征在于:该结构体作为球栅阵列封装、芯片倒装、叠层芯片封装或微机电系统的微器件封装中,微器件与基板或者印刷电路板之间的连接。 5. According to the application of the solder bump/metallization layer connection structure in the microelectronic packaging according to claim 1, it is characterized in that: the structure is used as a ball grid array package, flip chip, stacked chip package or micro-electromechanical In the micro-device package of the system, the connection between the micro-device and the substrate or printed circuit board. 6.按照权利要求1所述的微电子封装中焊料凸点/金属化层连接结构体的应用,其特征在于:铁镍钴合金镀层的膨胀系数通过镀层中铁的含量进行调节,适用于不同要求的基体;Sn-Ag-Cu焊料根据工艺条件以及产品类型调整银和铜的含量。 6. According to the application of the solder bump/metallized layer connection structure in the microelectronic packaging according to claim 1, it is characterized in that: the expansion coefficient of the iron-nickel-cobalt alloy coating is regulated by the content of iron in the coating, which is suitable for different requirements The substrate; Sn-Ag-Cu solder adjusts the content of silver and copper according to process conditions and product types. 7.按照权利要求1所述的微电子封装中焊料凸点/金属化层连接结构体的应用,其特征在于:铁镍钴合金镀层在常见的铜或镍金属层上电沉积;或者,铁镍钴合金镀层在其他类型的过渡金属层上电沉积。 7. according to the application of solder bump/metallized layer connection structure in the microelectronics package as claimed in claim 1, it is characterized in that: the iron-nickel-cobalt alloy plating layer is electrodeposited on common copper or nickel metal layer; Or, iron Nickel-cobalt alloy coatings are electrodeposited over other types of transition metal layers.
CN201110362534.5A 2011-11-16 2011-11-16 Solder bump/metallization layer connecting structure body in microelectronic package and application of solder bump/metallization layer connecting structure body Expired - Fee Related CN102420203B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201110362534.5A CN102420203B (en) 2011-11-16 2011-11-16 Solder bump/metallization layer connecting structure body in microelectronic package and application of solder bump/metallization layer connecting structure body

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201110362534.5A CN102420203B (en) 2011-11-16 2011-11-16 Solder bump/metallization layer connecting structure body in microelectronic package and application of solder bump/metallization layer connecting structure body

Publications (2)

Publication Number Publication Date
CN102420203A CN102420203A (en) 2012-04-18
CN102420203B true CN102420203B (en) 2014-07-30

Family

ID=45944535

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201110362534.5A Expired - Fee Related CN102420203B (en) 2011-11-16 2011-11-16 Solder bump/metallization layer connecting structure body in microelectronic package and application of solder bump/metallization layer connecting structure body

Country Status (1)

Country Link
CN (1) CN102420203B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7197933B2 (en) * 2021-05-27 2022-12-28 石原ケミカル株式会社 Structure including underbarrier metal and solder layer
CN114361041B (en) * 2021-12-21 2023-03-14 广东气派科技有限公司 Manufacturing method for improving Flip chip bump bridging
CN116884923A (en) * 2023-09-07 2023-10-13 广州先艺电子科技有限公司 Cover plate packaging structure and preparation method thereof

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1200409A (en) * 1997-05-23 1998-12-02 陕西钢铁研究所 Low cobalt enamel sealed iron-nickel-cobalt alloy
CN1239863A (en) * 1998-06-09 1999-12-29 日东电工株式会社 Low thermal expansion circuit boards and multilayer circuit boards
CN101271126A (en) * 2007-03-19 2008-09-24 美高Tn株式会社 Probe needle
CN101425489A (en) * 2007-10-31 2009-05-06 中国科学院金属研究所 Solder convex point connected metal layer in microelectronic package and use thereof

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2365730A1 (en) * 2010-03-02 2011-09-14 Saint-Gobain Glass France Pane with electric connection element

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1200409A (en) * 1997-05-23 1998-12-02 陕西钢铁研究所 Low cobalt enamel sealed iron-nickel-cobalt alloy
CN1239863A (en) * 1998-06-09 1999-12-29 日东电工株式会社 Low thermal expansion circuit boards and multilayer circuit boards
CN101271126A (en) * 2007-03-19 2008-09-24 美高Tn株式会社 Probe needle
CN101425489A (en) * 2007-10-31 2009-05-06 中国科学院金属研究所 Solder convex point connected metal layer in microelectronic package and use thereof

Also Published As

Publication number Publication date
CN102420203A (en) 2012-04-18

Similar Documents

Publication Publication Date Title
KR101344553B1 (en) Method and structure for adhesion of intermetallic compound (imc) on cu pillar bump
US8580621B2 (en) Solder interconnect by addition of copper
KR100339190B1 (en) Barrier layers for electroplated snpb eutectic solder joints
CN104766849B (en) Solder ball bump and package structure and method of forming same
TWI452657B (en) Welding method and related device for improving brittle resistance
CN101009263B (en) Printed circuit board for semiconductor packaging and manufacturing method thereof
CN102017111B (en) Lead-free solder joint structure and solder ball
US20040084206A1 (en) Fine pad pitch organic circuit board for flip chip joints and board to board solder joints and method
US20050017376A1 (en) IC chip with improved pillar bumps
US9147661B1 (en) Solder bump structure with enhanced high temperature aging reliability and method for manufacturing same
CN101425489A (en) Solder convex point connected metal layer in microelectronic package and use thereof
KR101460914B1 (en) Semiconductor device
TW200541423A (en) Wiring substrate and process for manufacturing the same
US7545028B2 (en) Solder ball assembly for a semiconductor device and method of fabricating same
WO2004105053A1 (en) Conductive ball, method of forming electrode of electronic part, electronic part and electronic equipment
CN102420203B (en) Solder bump/metallization layer connecting structure body in microelectronic package and application of solder bump/metallization layer connecting structure body
US20100167466A1 (en) Semiconductor package substrate with metal bumps
US20100038777A1 (en) Method of making a sidewall-protected metallic pillar on a semiconductor substrate
KR100255916B1 (en) Ternary solder for the enhancement of c-4 fatigue life
CN101051614B (en) Method of forming reinforced interconnects on a substrate
TWI220304B (en) Flip-chip package substrate and flip-chip bonding process thereof
JP4888096B2 (en) Semiconductor device, circuit wiring board, and manufacturing method of semiconductor device
KR101009192B1 (en) Bump Structure of Semiconductor Device and Manufacturing Method Thereof
JP2011211057A (en) Printed circuit board for lead-free solder and method of manufacturing the same
CN101041901A (en) Iron-nickel alloy coating with good weldability and uses thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20140730

CF01 Termination of patent right due to non-payment of annual fee