CN102006059A - Sigma delta controlled phase locked loop and calibration circuit and calibration method thereof - Google Patents
Sigma delta controlled phase locked loop and calibration circuit and calibration method thereof Download PDFInfo
- Publication number
- CN102006059A CN102006059A CN 201010288771 CN201010288771A CN102006059A CN 102006059 A CN102006059 A CN 102006059A CN 201010288771 CN201010288771 CN 201010288771 CN 201010288771 A CN201010288771 A CN 201010288771A CN 102006059 A CN102006059 A CN 102006059A
- Authority
- CN
- China
- Prior art keywords
- pulse
- calibration
- width modulation
- frequency
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title abstract description 3
- 230000010354 integration Effects 0.000 claims description 6
- 238000009825 accumulation Methods 0.000 claims description 5
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000001914 filtration Methods 0.000 description 2
- 238000010606 normalization Methods 0.000 description 2
- 238000001208 nuclear magnetic resonance pulse sequence Methods 0.000 description 2
- 238000004891 communication Methods 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
The invention discloses a calibration circuit of a sigma delta controlled phase locked loop. The calibration circuit comprises a storage module, a pulse width modulation coefficient acquisition module, a calibration pulse amplitude processing module and a first adder. The storage module correspondingly stores calibration pulse amplitude and pulse width modulation coefficient, and the calibration pulse amplitude is acquired according to the difference between the actual output and the ideal output of a phase frequency discriminator; the pulse width modulation coefficient acquisition module calculates the pulse width modulation coefficient according to the output of a sigma delta modulator; the calibration pulse amplitude processing module searches and calls the corresponding calibration pulse amplitude according to the pulse width modulation coefficient, and generates a calibration compensation value according to the called calibration pulse amplitude; and the first adder adds the calibration compensation value and a decimal frequency division command. The invention also discloses a corresponding calibration method and the phase locked loop with the calibration circuit. The internal distortion of phase frequency discriminator (PFD) output due to pulse width modulation can be continuously counteracted so that the phase noise is reduced.
Description
Technical field
The present invention relates to a kind of frequency synthesizer, relate in particular to a kind of phase-locked loop and calibration circuit and calibration steps that is used for the ∑ Δ control of frequency synthesizer.
Background technology
Frequency synthesizer in the Wireless Telecom Equipment generally is used for the reception and the emission of radiofrequency signal.When the radiofrequency signal that receives was down-converted to baseband signal, frequency synthesizer produced a reference waveform, was named as local oscillator usually, was used for deleting the carrier signal of received signal.When frequency synthesizer was applied to radio signal transmission, the baseband signal uppermixing was to radiofrequency signal, and frequency synthesizer just is used to produce radio-frequency carrier.
Frequency synthesizer generally includes voltage controlled oscillator and phase-locked loop, and this phase-locked loop is used to measure the output frequency of voltage controlled oscillator, provide then a closed loop feedback signal to voltage controlled oscillator to adjust its output frequency.Along with development of Communication Technique, for the resolution of improving phase-locked loop to improve the frequency resolution of frequency synthesizer, existing phase-locked loop all adopts decimal frequency divider to carry out frequency division usually.Concrete, existing phase-locked loop structures as shown in Figure 1, comprise: frequency divider 11, ∑ Delta modulator 12, PFD (Phase Frequency Detector, phase frequency detector) 13 and pulse width modulator 14, frequency divider 11 is used for the output signal of voltage controlled oscillator is carried out frequency division to produce feedback signal, ∑ Delta modulator 12 is used for providing Frequency Dividing Factor to described frequency divider 11, the feedback signal that the more described frequency divider 11 of PFD13 produces and the phase difference of reference signal also are converted into pulse signal, reference clock is generally base when high steady, and pulse width modulator 14 is used for the pulse signal of described PFD13 output is carried out pulse-width modulation.Different with the integral frequency divisioil phase-locked loop, the decimal frequency divider of fractional frequency-division phase-locked loop produces by the ∑ Delta modulator, differing of PFD output is constantly to change, and the output pulse signal of PFD is subjected to present after the pulse width modulation non-linear, and the distortion that causes thus is called as the near-end distortion.Can carry out filtering by loop filter by the far-end distortion that the ∑ Delta modulator forms, however the near-end distortion but filtering do not fall, this has just increased the near-end phase noise of the output frequency of voltage controlled oscillator.The pulse-width modulation degree of depth is dark more, influence serious more, generally to 4 rank or more the influence of high order modulation is bigger.Therefore, demand urgently providing a kind of phase-locked loop of ∑ Δ control and calibration circuit thereof and calibration steps to overcome above-mentioned defective.
Summary of the invention
The technical problem to be solved in the present invention is to provide a kind of phase-locked loop and calibration circuit and calibration steps of ∑ Δ control, it carries out compensation for calibrating errors by the input data to the ∑ Delta modulator of described phase-locked loop, thereby simulate the ideal output and of the output formation calibration of the actual difference of exporting of PFD at the PFD output to PFD, and then, reduce phase noise to the counteracting that the inside distortion that PFD output causes because of pulse width modulation continues.
In order to solve the problems of the technologies described above, the invention provides a kind of phase-locked loop of ∑ Δ control, it comprises frequency divider, ∑ Delta modulator, PFD, pulse width modulator and calibration circuit.Wherein, described frequency divider is used for the output signal of voltage controlled oscillator is carried out frequency division to produce feedback signal; Described ∑ Delta modulator is used for providing Frequency Dividing Factor according to input command for described frequency divider, and described input command comprises fractional frequency division order and integral frequency divisioil order; The phase difference that described PFD is used for feedback signal that more described frequency divider produces and reference signal is with the generation phase signal and be converted into pulse signal; Described pulse width modulator is used for the pulse signal of described PFD output is carried out pulse-width modulation.Described calibration circuit comprises memory module, pulse-width modulation coefficient acquisition module, calibration pulse amplitude processing module and first adder.Wherein, described memory module is used for calibration pulse amplitude and pulse-width modulation coefficient corresponding stored, and described calibration pulse amplitude obtains according to the actual output of described phase frequency detector and the difference of desirable output; Described pulse-width modulation coefficient acquisition module is used for calculating the pulse-width modulation coefficient according to the output of ∑ Delta modulator; Described calibration pulse amplitude processing module is used for searching and call corresponding calibration pulse amplitude according to the pulse-width modulation coefficient that described pulse-width modulation coefficient acquisition module obtains in described memory module, and generates the compensation for calibrating errors value according to invoked calibration pulse amplitude; Compensation for calibrating errors value and described fractional frequency division order that described first adder is used for described calibration pulse amplitude processing module is generated are sued for peace.
The present invention also provides a kind of calibration circuit of phase-locked loop of ∑ Δ control, and it comprises memory module, pulse-width modulation coefficient acquisition module, calibration pulse amplitude processing module and first adder.Wherein, described memory module is used for calibration pulse amplitude and pulse-width modulation coefficient corresponding stored, and described calibration pulse amplitude obtains according to the actual output of described phase frequency detector and the difference of desirable output; Described pulse-width modulation coefficient acquisition module is used for calculating the pulse-width modulation coefficient according to the output of ∑ Delta modulator; Described calibration pulse amplitude processing module is used for searching and call corresponding calibration pulse amplitude according to the pulse-width modulation coefficient that described pulse-width modulation coefficient acquisition module obtains in described memory module, and generates the compensation for calibrating errors value according to invoked calibration pulse amplitude; Compensation for calibrating errors value and described fractional frequency division order that described first adder is used for described calibration pulse amplitude processing module is generated are sued for peace.
The present invention also provides a kind of calibration steps of phase-locked loop of ∑ Δ control, and it may further comprise the steps: will calibrate pulse amplitude and pulse-width modulation coefficient corresponding stored; The pulse-width modulation coefficient is calculated in output according to the ∑ Delta modulator; Search corresponding calibration pulse amplitude according to described pulse-width modulation coefficient; Generate the compensation for calibrating errors value according to corresponding calibration pulse amplitude; And to the fractional frequency division order of described compensation for calibrating errors value and ∑ Delta modulator summation.
Compared with prior art, the phase-locked loop of ∑ Δ control of the present invention and calibrating installation thereof and calibration steps come to add the compensation for calibrating errors value at the input of ∑ Delta modulator by the actual output of simulation PFD and the difference of desirable output, thereby form a calibration stack at the pulse width modulator end, and then, reduce phase noise to the counteracting that the inside distortion that PFD output causes because of pulse width modulation continues.
By following description also in conjunction with the accompanying drawings, it is more clear that the present invention will become, and these accompanying drawings are used to explain embodiments of the invention.
Description of drawings
Fig. 1 is the existing structured flowchart that is used for the phase-locked loop of frequency synthesizer;
Fig. 2 is the structured flowchart of an embodiment of the phase-locked loop of ∑ Δ control of the present invention;
Fig. 3 is the structured flowchart of calibration circuit of the phase-locked loop of ∑ Δ shown in Figure 2 control;
Fig. 4 is the detailed structure schematic diagram of the phase-locked loop of ∑ Δ control shown in Figure 2;
Fig. 5 is the schematic flow sheet of an embodiment of the calibration steps of the phase-locked loop of ∑ Δ control of the present invention.
Embodiment
With reference now to accompanying drawing, describe embodiments of the invention, the similar elements label is represented similar elements in the accompanying drawing.As mentioned above, the invention provides a kind of phase-locked loop and calibration circuit and calibration steps of ∑ Δ control, it carries out compensation for calibrating errors by the input data to the ∑ Delta modulator of described phase-locked loop, thereby the difference in PFD output simulate ideal PFD output and actual PFD output is calibrated the output formation of PFD, and then, reduce phase noise to the counteracting that the inside distortion that PFD output causes because of pulse width modulation continues.
Elaborate the technical scheme of the embodiment of the invention below in conjunction with accompanying drawing.As shown in Figure 2, the phase-locked loop of the ∑ Δ of present embodiment control comprises frequency divider 21, ∑ Delta modulator 22, PFD23, pulse width modulator 24 and calibration circuit 25.Wherein, described frequency divider 21 is used for the output signal of voltage controlled oscillator (figure does not look) is carried out frequency division to produce feedback signal; Described ∑ Delta modulator 22 is used for providing Frequency Dividing Factor according to input command for described frequency divider 21, and described input command comprises fractional frequency division order 0.F and integral frequency divisioil order N, and N, F are integer; The phase difference that described PFD23 is used for feedback signal that more described frequency divider 21 produces and reference signal is with the generation phase signal and be converted into pulse signal; Described pulse width modulator 24 is used for the pulse signal of described PFD23 output is carried out pulse-width modulation.
As shown in Figure 3, described calibration circuit 25 comprises memory module 251, pulse-width modulation coefficient acquisition module 252, calibration pulse amplitude processing module 253 and first adder 254.Wherein, described memory module 251 is used for calibration pulse amplitude and pulse-width modulation coefficient corresponding stored, and described calibration pulse amplitude obtains according to the actual output of described PFD23 and the difference of desirable output; Described pulse-width modulation coefficient acquisition module 252 is used for calculating the pulse-width modulation coefficient according to the output of ∑ Delta modulator 22; Described calibration pulse amplitude processing module 253 is used for searching and call corresponding calibration pulse amplitude according to the pulse-width modulation coefficient that described pulse-width modulation coefficient acquisition module 252 obtains in described memory module 251, and generates the compensation for calibrating errors value according to invoked calibration pulse amplitude; Described first adder 254 is used for compensation for calibrating errors value and described fractional frequency division order 0.F that described calibration pulse amplitude processing module 253 generates are sued for peace.
Described input command comprises integral frequency divisioil order N and fractional frequency division order 0.F, and N, F are integer.Know that easily described input command can also comprise pseudo-random signal, also be called dither signal.In addition, each reference cycle of input command can only change once, and desirable calibration transition meeting is shorter, and the intermodulation of the output pulse of actual PFD is handled and is after one-period.
Further, as shown in Figure 4, described pulse modulation coefficient acquisition module 252 comprises accumulator 252a, integrator 252b and multiplier 252c.Wherein, described accumulator 252a is used for the Frequency Dividing Factor of ∑ Delta modulator 22 outputs and the difference of frequency division standard value N.F are added up; Described integrator 252b is used for the accumulation result of described accumulator 252a is carried out integration; Described multiplier 252c is used for calculating the pulse-width modulation factor alpha according to the integral result of the relation of reference signal frequency and voltage controlled oscillator output frequency and described integrator 252b.
When the MASH accumulator of the quantizer 221 of ∑ Delta modulator 22 was zero, it was zero that integrator 252b is set, and at this moment is very accurately.To calibrate offset and fractional frequency division order 0.F summation, then as the new input command of quantizer.Because 0≤0.F＜1, calibration may cause overflows, and for handling this phenomenon, the calibration circuit 25 of present embodiment also comprises second adder 255, is used for overflowing and described integral frequency divisioil order N summation described first adder 254.
Fig. 5 is the schematic flow sheet of an embodiment of the calibration steps of the phase-locked loop of ∑ Δ control of the present invention.As shown in Figure 5, the calibration steps of present embodiment may further comprise the steps.
Step S101: will calibrate pulse amplitude and pulse-width modulation coefficient corresponding stored, described calibration pulse amplitude obtains according to the actual output of described phase frequency detector and the difference of desirable output.
Step S102: the pulse-width modulation coefficient is calculated in the output according to the ∑ Delta modulator.
Concrete, this step comprises the Frequency Dividing Factor of described ∑ Delta modulator output and the difference of frequency division standard value is added up; Accumulation result is carried out integration; And calculate the pulse-width modulation coefficient according to the relation of reference signal frequency and voltage controlled oscillator output frequency and integral result.
Step S103: search corresponding calibration pulse amplitude according to described pulse-width modulation coefficient.
Step S104: generate the compensation for calibrating errors value according to corresponding calibration pulse amplitude.
Step S105: to the fractional frequency division order summation of described compensation for calibrating errors value and ∑ Delta modulator.
When the fractional frequency division order summation of described compensation for calibrating errors value and ∑ Delta modulator is overflowed, with the integral frequency divisioil order summation of overflow position and described ∑ Delta modulator.
The calibrating principle of phase-locked loop of the ∑ Δ control of present embodiment is described below.At first, obtain the calibration pulse sequence according to the actual output of PFD and the difference of desirable output, and with pulse amplitude and pulse-width modulation factor alpha corresponding stored in described memory module.Concrete, calibration pulse sequence S
kFourier transform be:
Frequency and time are carried out normalization:
τ＝1
0≤ω≤π，
The Fourier transform H of the desirable PFD output of calibration pulse width Delta t correspondence
N(ω) and the Fourier transform H of actual PFD output
U(ω) as follows respectively:
H(ω)＝H
N(ω)-H
U(ω) (4)
Each pulse duration is all corresponding with unique a series of calibration pulses, and pulse amplitude is generally certain value, is subjected to hardware constraints, is stored among the memory module ROM251.
Under Chebyshev (Chebyshev) pattern, 0 to ω
MaxCoupling is 50 times in the scope, ω
MaxBe maximum collimation angle frequency, can calculate the angular frequency of calibration by formula (5):
Wherein, r represents the number of times that mates.
Export s1 in order to obtain pulse, s2, s3 must obtain s1, s2-s1, s3-s2 ,-s3, the coefficient of these acquisitions must be stored among the ROM.The ROM address, i.e. pulse-width modulation factor alpha and ROM output { s
kBe normalization all.{ s
kAnd α just can obtain good result as long as guarantee 6bit, do not need with the decimal order of ∑ Delta modulator equally wide.
The output frequency f of the frequency of reference signal and voltage controlled oscillator VCO
VCORelation as follows:
Suppose that phase-locked loop locks, voltage controlled oscillator is that stable and order able to programme are constant, and cycle reference signal is so:
At t
V(k) VCO carries out frequency division the k time constantly, and reference signal frequency is at t
R(k) constantly just carry out the k time frequency division, just have with reference to Fig. 4 so:
Δt(k)＝t
V(k)-t
R(k) (9)
Δ t (k) is at the k time width of VCO cycle PFD output pulse, ROM address so, i.e. pulse-width modulation factor alpha=Δ t (k)/τ
REF
Described calibration pulse amplitude processing module 253 searches and calls corresponding calibration pulse amplitude according to this pulse-width modulation coefficient in described memory module 251, and generates the compensation for calibrating errors value according to invoked calibration pulse amplitude.With reference to Fig. 4, use equation (10) can calculate the output pulse of PFD, to Δ N+N '-N.F integration, when the MASH of quantizer accumulator 221 was zero, it was zero that integrator 251b is set, and at this moment is very accurately.To calibrate offset and fractional frequency division order 0.F summation, 0.F is as the new input command of quantizer 251.
With quantizer is that 4 rank are example, and its formula is as follows:
ΔN(k)＝0.F(k)+e
4(k)(1-z
-1)
4 (11)
ΔN(k)＝0.F(k)+e
q(k) (12)
Wherein: quantizing output Δ N is signed number, and 0.F is signless decimal order, 0≤0.F＜1, e
4Be the white noise of last accumulator, e
qIt is the quantizing noise that rises with the 80dB/decade slope.Because the MASH quantizer has desirable step response, the output that is reflected at the MASH quantizer that any change of 0.F can both be very fast, quantizing output Δ N is the width of 4bit, the input of 0.F decimal is 32bit.Obviously, described quantizer also can be high-order more.The present invention on 4 rank or more in the high order modulation effect obvious, can improve more than the 20dB at the near-end phase noise according to the pattern of Fig. 4.
Above disclosed is preferred embodiment of the present invention only, can not limit the present invention's interest field certainly with this, and therefore the equivalent variations of doing according to claim of the present invention still belongs to the scope that the present invention is contained.
Claims (9)
1. the phase-locked loop of a ∑ Delta modulator control that is used for frequency synthesizer comprises:
Frequency divider is used for the output signal of voltage controlled oscillator is carried out frequency division to produce feedback signal;
The ∑ Delta modulator is used for providing Frequency Dividing Factor according to input command for described frequency divider, and described input command comprises fractional frequency division order and integral frequency divisioil order;
Phase frequency detector, the phase difference that is used for feedback signal that more described frequency divider produces and reference signal is with the generation phase signal and be converted into pulse signal; And
Pulse width modulator is used for the pulse signal of described phase frequency detector output is carried out pulse-width modulation;
It is characterized in that also comprise calibration circuit, described calibration circuit comprises:
Memory module is used for the pulse-width modulation coefficient corresponding stored with calibration pulse amplitude and described pulse width modulator, and described calibration pulse amplitude obtains according to the actual output of described phase frequency detector and the difference of desirable output;
Pulse-width modulation coefficient acquisition module is used for calculating the pulse-width modulation coefficient according to the output of ∑ Delta modulator;
Calibration pulse amplitude processing module is used for searching and call corresponding calibration pulse amplitude according to the pulse-width modulation coefficient that described pulse-width modulation coefficient acquisition module obtains in described memory module, and generates the compensation for calibrating errors value according to invoked calibration pulse amplitude; And
First adder is used for compensation for calibrating errors value and described fractional frequency division order summation that described calibration pulse amplitude processing module is generated.
2. phase-locked loop according to claim 1 is characterized in that, described pulse modulation coefficient acquisition module comprises:
Accumulator is used for the Frequency Dividing Factor of ∑ Delta modulator output and the difference of frequency division standard value are added up;
Integrator is used for the accumulation result of described accumulator is carried out integration;
Multiplier is used for calculating the pulse-width modulation coefficient according to the relation of reference signal frequency and voltage controlled oscillator output frequency and the integral result of described integrator.
3. phase-locked loop according to claim 1 and 2 is characterized in that, also comprises: second adder is used for overflowing and described integral frequency divisioil order summation described first adder.
4. the calibration circuit of the phase-locked loop of a ∑ Δ control is characterized in that, comprising:
Memory module is used for the pulse-width modulation coefficient corresponding stored with calibration pulse amplitude and described pulse width modulator, and described calibration pulse amplitude obtains according to the actual output of phase frequency detector and the difference of desirable output;
Pulse-width modulation coefficient acquisition module is used for calculating the pulse-width modulation coefficient according to the output of ∑ Delta modulator;
Calibration pulse amplitude processing module is used for searching and call corresponding calibration pulse amplitude according to the pulse-width modulation coefficient that described pulse-width modulation coefficient acquisition module obtains in described memory module, and generates the compensation for calibrating errors value according to invoked calibration pulse amplitude; And
First adder is used for compensation for calibrating errors value and described fractional frequency division order summation that described calibration pulse amplitude processing module is generated.
5. calibration circuit as claimed in claim 4 is characterized in that, described pulse modulation coefficient acquisition module comprises:
Accumulator is used for the Frequency Dividing Factor of ∑ Delta modulator output and the difference of frequency division standard value are added up;
Integrator is used for the accumulation result of described accumulator is carried out integration; With
Multiplier is used for calculating the pulse-width modulation coefficient according to the relation of reference signal frequency and voltage controlled oscillator output frequency and the integral result of described integrator.
6. as claim 4 or 5 described calibration circuits, it is characterized in that, also comprise: second adder is used for overflowing and described integral frequency divisioil order summation described first adder.
7. the calibration steps of the phase-locked loop of a ∑ Δ control is characterized in that, may further comprise the steps:
To calibrate pulse amplitude and pulse-width modulation coefficient corresponding stored, described calibration pulse amplitude obtains according to the actual output of described phase frequency detector and the difference of desirable output;
The pulse-width modulation coefficient is calculated in output according to the ∑ Delta modulator;
Search corresponding calibration pulse amplitude according to described pulse-width modulation coefficient;
Generate the compensation for calibrating errors value according to corresponding calibration pulse amplitude; And
Fractional frequency division order summation to described compensation for calibrating errors value and ∑ Delta modulator.
8. calibration steps according to claim 7 is characterized in that, the step that the pulse-width modulation coefficient is calculated in described output according to the ∑ Delta modulator specifically comprises:
The Frequency Dividing Factor of described ∑ Delta modulator output and the difference of frequency division standard value are added up;
Accumulation result is carried out integration;
Relation and integral result according to reference signal frequency and voltage controlled oscillator output frequency calculate the pulse-width modulation coefficient.
9. according to claim 7 or 8 described calibration stepss, it is characterized in that, also comprise: when the fractional frequency division order summation of described compensation for calibrating errors value and ∑ Delta modulator is overflowed, the integral frequency divisioil order summation of overflow position and described ∑ Delta modulator.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010288771 CN102006059B (en) | 2010-09-21 | 2010-09-21 | Sigma delta controlled phase locked loop and calibration circuit and calibration method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010288771 CN102006059B (en) | 2010-09-21 | 2010-09-21 | Sigma delta controlled phase locked loop and calibration circuit and calibration method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102006059A true CN102006059A (en) | 2011-04-06 |
| CN102006059B CN102006059B (en) | 2013-01-16 |
Family
ID=43813175
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201010288771 Expired - Fee Related CN102006059B (en) | 2010-09-21 | 2010-09-21 | Sigma delta controlled phase locked loop and calibration circuit and calibration method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102006059B (en) |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102361445A (en) * | 2011-08-23 | 2012-02-22 | 中国空间技术研究院 | High-accuracy protocol pulse generator based on digital frequency synthesizer |
| CN104124966A (en) * | 2014-07-21 | 2014-10-29 | 中国电子科技集团公司第四十一研究所 | Direct frequency synthesis method for producing liner frequency modulation signal |
| CN105656440A (en) * | 2015-12-28 | 2016-06-08 | 哈尔滨工业大学 | A dual-signal output lock-in amplifier with continuously adjustable phase difference |
| CN106209082A (en) * | 2016-07-08 | 2016-12-07 | 四川和芯微电子股份有限公司 | Phase-locked loop circuit |
| CN106466507A (en) * | 2016-10-13 | 2017-03-01 | 上海健康医学院 | A kind of isolated programmed electrical stimulation device |
| CN110504962A (en) * | 2019-07-17 | 2019-11-26 | 晶晨半导体(上海)股份有限公司 | Digital compensation simulates fractional frequency-division phase-locked loop and control method |
| CN114696821A (en) * | 2022-06-02 | 2022-07-01 | 绍兴圆方半导体有限公司 | Open loop fractional frequency divider and clock system based on period-period gain correction |
| CN115549673A (en) * | 2022-09-27 | 2022-12-30 | 杭州瑞盟科技股份有限公司 | A phase-locked loop output frequency calibration circuit |
| CN120785338A (en) * | 2025-09-11 | 2025-10-14 | 西北工业大学 | Digital injection locking phase-locked loop with low power consumption and low jitter |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040252039A1 (en) * | 2001-12-26 | 2004-12-16 | Gael Champion | Method and device for converting a quantized digital value |
| US7068110B2 (en) * | 2004-06-28 | 2006-06-27 | Silicon Laboratories Inc. | Phase error cancellation |
| CN101257302A (en) * | 2007-02-27 | 2008-09-03 | 北京朗波芯微技术有限公司 | Frequency adjusting method of oscillator and decimal fraction frequency dividing phase-locked loop frequency synthesizer |
| CN101588176A (en) * | 2009-06-18 | 2009-11-25 | 广州润芯信息技术有限公司 | Phase-locked loop frequency synthesizer with loop gain calibration function |
-
2010
- 2010-09-21 CN CN 201010288771 patent/CN102006059B/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040252039A1 (en) * | 2001-12-26 | 2004-12-16 | Gael Champion | Method and device for converting a quantized digital value |
| US7068110B2 (en) * | 2004-06-28 | 2006-06-27 | Silicon Laboratories Inc. | Phase error cancellation |
| CN101257302A (en) * | 2007-02-27 | 2008-09-03 | 北京朗波芯微技术有限公司 | Frequency adjusting method of oscillator and decimal fraction frequency dividing phase-locked loop frequency synthesizer |
| CN101588176A (en) * | 2009-06-18 | 2009-11-25 | 广州润芯信息技术有限公司 | Phase-locked loop frequency synthesizer with loop gain calibration function |
Non-Patent Citations (1)
| Title |
|---|
| 《IEEE JOURNAL OF SOLID-STATE CIRCUITS》 20020131 Daniel R. McMahill,etc. A 2.5-Mb/s GFSK 5.0-Mb/s 4-FSK Automatically Calibrated ∑-△ Frequency Synthesizer 全文 1-9 第37卷, 第1期 * |
Cited By (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102361445B (en) * | 2011-08-23 | 2014-02-19 | 中国空间技术研究院 | High precision protocol pulse generator based on digital frequency synthesizer |
| CN102361445A (en) * | 2011-08-23 | 2012-02-22 | 中国空间技术研究院 | High-accuracy protocol pulse generator based on digital frequency synthesizer |
| CN104124966B (en) * | 2014-07-21 | 2017-07-14 | 中国电子科技集团公司第四十一研究所 | A kind of Direct frequency synthesizer method for producing linear FM signal |
| CN104124966A (en) * | 2014-07-21 | 2014-10-29 | 中国电子科技集团公司第四十一研究所 | Direct frequency synthesis method for producing liner frequency modulation signal |
| CN105656440A (en) * | 2015-12-28 | 2016-06-08 | 哈尔滨工业大学 | A dual-signal output lock-in amplifier with continuously adjustable phase difference |
| CN105656440B (en) * | 2015-12-28 | 2018-06-22 | 哈尔滨工业大学 | Phase difference continuously adjustable double-signal output phase-locked amplifier |
| CN106209082A (en) * | 2016-07-08 | 2016-12-07 | 四川和芯微电子股份有限公司 | Phase-locked loop circuit |
| CN106209082B (en) * | 2016-07-08 | 2018-09-21 | 四川和芯微电子股份有限公司 | Phase-locked loop circuit |
| CN106466507A (en) * | 2016-10-13 | 2017-03-01 | 上海健康医学院 | A kind of isolated programmed electrical stimulation device |
| CN106466507B (en) * | 2016-10-13 | 2023-09-08 | 上海健康医学院 | An isolated program-controlled electric stimulator |
| CN110504962A (en) * | 2019-07-17 | 2019-11-26 | 晶晨半导体(上海)股份有限公司 | Digital compensation simulates fractional frequency-division phase-locked loop and control method |
| CN114696821A (en) * | 2022-06-02 | 2022-07-01 | 绍兴圆方半导体有限公司 | Open loop fractional frequency divider and clock system based on period-period gain correction |
| CN114696821B (en) * | 2022-06-02 | 2022-08-30 | 绍兴圆方半导体有限公司 | Open loop fractional frequency divider and clock system based on period-period gain correction |
| CN115549673A (en) * | 2022-09-27 | 2022-12-30 | 杭州瑞盟科技股份有限公司 | A phase-locked loop output frequency calibration circuit |
| CN120785338A (en) * | 2025-09-11 | 2025-10-14 | 西北工业大学 | Digital injection locking phase-locked loop with low power consumption and low jitter |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102006059B (en) | 2013-01-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102006059B (en) | Sigma delta controlled phase locked loop and calibration circuit and calibration method thereof | |
| US10419007B2 (en) | Digital frequency-division phase-locked loop | |
| US9520890B1 (en) | Dual digital to time converter (DTC) based differential correlated double sampling DTC calibration | |
| TWI492545B (en) | Phase-looked loop with loop gain calibration, gain measurement method, gain calibration method and jitter measurement method for phase-lock loop | |
| EP2339753A1 (en) | A digital phase locked loop | |
| US20120249195A1 (en) | Clock generating apparatus and frequency calibrating method of the clock generating apparatus | |
| CN115516768B (en) | Time-to-digital converter calibration | |
| US11296710B2 (en) | Digital subsampling PLL with DTC-based SAR phase estimation | |
| US9350296B1 (en) | Systems and methods for calibrating a dual port phase locked loop | |
| Staszewski et al. | RF built-in self test of a wireless transmitter | |
| US11101808B2 (en) | Frequency multiplier, digital phase-locked loop circuit, and frequency multiplication method | |
| US20140043074A1 (en) | Frequency Tuning Based on Characterization of an Oscillator | |
| WO2009083501A2 (en) | A phase locked loop | |
| EP2438679B1 (en) | Frequency offset correction | |
| EP3208943A1 (en) | Fractional frequency synthesizer | |
| US8571134B2 (en) | Polar transmitter | |
| US7495496B2 (en) | Method and circuit for producing spread spectrum and/or over clock signal | |
| US11838027B2 (en) | All-digital phase-locked loop and calibration method thereof | |
| CN102468848A (en) | Phase-locked loop with correcting function and correcting method thereof | |
| CN116148830A (en) | distance measuring method, distance measuring device | |
| CN105577177A (en) | Frequency source with local frequency offset and controllable phase noise | |
| Sun et al. | An Optimizing Method for FMCW Chirp Linearity Based on Continuous Frequency Step Analysis | |
| US11881864B2 (en) | All-digital phase-locked loop and calibration method thereof | |
| CN117674829A (en) | Phase-locked loop control method, system, radar and medium | |
| CN113868988B (en) | A behavioral modeling approach for millimeter-wave phase-locked loops |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130116 Termination date: 20150921 |
|
| EXPY | Termination of patent right or utility model |