[go: up one dir, main page]

CN101803477A - Electronic component package and method for manufacturing the same - Google Patents

Electronic component package and method for manufacturing the same Download PDF

Info

Publication number
CN101803477A
CN101803477A CN200880107976A CN200880107976A CN101803477A CN 101803477 A CN101803477 A CN 101803477A CN 200880107976 A CN200880107976 A CN 200880107976A CN 200880107976 A CN200880107976 A CN 200880107976A CN 101803477 A CN101803477 A CN 101803477A
Authority
CN
China
Prior art keywords
distributing board
electronic component
wiring board
adhesive linkage
component package
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN200880107976A
Other languages
Chinese (zh)
Other versions
CN101803477B (en
Inventor
北贵之
胜又雅昭
中尾惠一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Publication of CN101803477A publication Critical patent/CN101803477A/en
Application granted granted Critical
Publication of CN101803477B publication Critical patent/CN101803477B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0216Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/0218Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K9/00Screening of apparatus or components against electric or magnetic fields
    • H05K9/0007Casings
    • H05K9/002Casings with localised screening
    • H05K9/0022Casings with localised screening of components mounted on printed circuit boards [PCB]
    • H05K9/0024Shield cases mounted on a PCB, e.g. cans or caps or conformal shields
    • H05K9/0032Shield cases mounted on a PCB, e.g. cans or caps or conformal shields having multiple parts, e.g. frames mating with lids
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/141One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/0929Conductive planes
    • H05K2201/09354Ground conductor along edge of main surface
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/095Conductive through-holes or vias
    • H05K2201/09618Via fence, i.e. one-dimensional array of vias
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227Other objects, e.g. metallic pieces
    • H05K2201/10371Shields or metal cases
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227Other objects, e.g. metallic pieces
    • H05K2201/10378Interposers
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0011Working of insulating substrates or insulating layers
    • H05K3/0044Mechanical working of the substrate, e.g. drilling or punching
    • H05K3/0052Depaneling, i.e. dividing a panel into circuit boards; Working of the edges of circuit boards
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/28Applying non-metallic protective coatings
    • H05K3/284Applying non-metallic protective coatings for encapsulating mounted components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/321Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives
    • H05K3/323Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives by applying an anisotropic conductive adhesive layer over an array of pads
    • H10W72/5445

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
  • Combinations Of Printed Boards (AREA)
  • Casings For Electric Apparatus (AREA)

Abstract

The electronic component package comprises: a 1 st wiring board, an electronic component mounted on an upper surface of the 1 st wiring board, an adhesive layer provided on the upper surface of the 1 st wiring board, a 2 nd wiring board provided on an upper surface of the adhesive layer, and a metal cover covering the upper surface of the 1 st wiring board, the 2 nd wiring board, and the electronic component. The 2 nd wiring board is smaller than the 1 st wiring board. In the electronic component package, even if strain is generated on the metal cover, unnecessary stress is not generated on the electronic component.

Description

电子部件封装体及其制造方法 Electronic component package and manufacturing method thereof

技术领域technical field

本发明涉及将线圈、半导体等电子部件安装在配线板(配線板,布线板)上的电子部件封装体(パツケ一ジ,封装,组件)及其制造方法。The present invention relates to an electronic component package (package, package) in which electronic components such as coils and semiconductors are mounted on a wiring board (wiring board, wiring board) and a manufacturing method thereof.

背景技术Background technique

近年来,伴随着便携电话等电子设备的小型化、高功能化,为了抑制线圈、半导体等电子部件不受来自外部的电场和/或磁场的影响,或者为了使从线圈和/或半导体产生的电场和/或磁场不影响周围的电路,需要将这多个电子部件一起屏蔽(シ一ルド)。In recent years, with the miniaturization and high-performance of electronic equipment such as mobile phones, in order to prevent electronic components such as coils and semiconductors from being affected by external electric fields and/or magnetic fields, or to prevent Electric fields and/or magnetic fields do not affect surrounding circuits, and it is necessary to shield these multiple electronic components together.

图22A是专利文献1所示的以往的电子部件封装体107的分解立体图。图22B是电子部件封装体107的剖视图。FIG. 22A is an exploded perspective view of a conventional electronic component package 107 shown in Patent Document 1. As shown in FIG. FIG. 22B is a cross-sectional view of electronic component package 107 .

如图22A所示,在印刷配线板104(印刷电路布线板)上安装有多个电子部件103。在印刷配线板104的端部形成有接地盘105(ア一スパツド)。如图22B所示,金属盖101的端部102被载置并通过焊锡106固定在印刷配线板104的接地盘105上,成为电子部件封装体107。金属盖101也通过焊锡106固定在最高的电子部件103的顶面(天井面)上,控制电子部件封装体107的厚度。As shown in FIG. 22A , a plurality of electronic components 103 are mounted on a printed wiring board 104 (printed wiring board). A ground pad 105 (aspad) is formed at an end portion of the printed wiring board 104 . As shown in FIG. 22B , the end portion 102 of the metal cover 101 is placed and fixed on the ground pad 105 of the printed wiring board 104 by solder 106 to form an electronic component package 107 . The metal cover 101 is also fixed on the top surface (patio surface) of the tallest electronic component 103 by solder 106 to control the thickness of the electronic component package 107 .

在以往的电子部件封装体107中,为了调整电子部件封装体107的高度或者确保封装体107的强度,需要将最高的电子部件103安装在电子部件封装体107的大致中央部。由金属盖101的热膨胀等产生的应变直接向固定于金属盖101的电子部件103传递。该应变会在电子部件103的钎焊部分产生应力,具有给电子部件103的可靠性带来影响的可能性。In the conventional electronic component package 107 , in order to adjust the height of the electronic component package 107 or secure the strength of the package 107 , it is necessary to mount the tallest electronic component 103 at approximately the center of the electronic component package 107 . The strain generated by the thermal expansion of the metal cover 101 or the like is directly transmitted to the electronic component 103 fixed to the metal cover 101 . This strain generates stress in the soldered portion of the electronic component 103 and may affect the reliability of the electronic component 103 .

另外,在以往的电子部件封装体107中,电子部件103的厚度的偏差和/或安装后的电子部件103的高度的偏差给金属盖101的高度的偏差带来影响。进而,在电子部件103的高度变得比设计值高时,在金属盖101的端部102与印刷配线板104的接地盘105之间产生间隙。该间隙会给金属盖101的屏蔽特性带来影响,具有使金属盖101的安装强度下降的可能性。In addition, in the conventional electronic component package 107 , the variation in the thickness of the electronic component 103 and/or the variation in the height of the mounted electronic component 103 affect the variation in the height of the metal cover 101 . Furthermore, when the height of the electronic component 103 becomes higher than a design value, a gap will generate|occur|produce between the end part 102 of the metal cover 101, and the ground land 105 of the printed wiring board 104. FIG. This gap affects the shielding properties of the metal cover 101 and may reduce the mounting strength of the metal cover 101 .

另外,在以往的电子部件封装体107中,只能在印刷配线板104的单面安装电子部件103。In addition, in conventional electronic component package 107 , electronic component 103 can only be mounted on one side of printed wiring board 104 .

图23是专利文献2所记载的其他的以往的电子部件封装体301的立体图。安装于基板302的表面的线圈、半导体等电子部件303通过由环氧树脂等绝缘树脂构成的密封体304密封。在密封体304的表面形成有镀镍层305。FIG. 23 is a perspective view of another conventional electronic component package 301 described in Patent Document 2. As shown in FIG. Electronic components 303 such as coils and semiconductors mounted on the surface of the substrate 302 are sealed by a sealing body 304 made of insulating resin such as epoxy resin. A nickel plating layer 305 is formed on the surface of the sealing body 304 .

为了提高以往的电子部件封装体301的生产率,需要增大基板302的面积,一起制作多个电子部件封装体301。多个电子部件封装体301通过冲切(ダイシング,dicing)分割为预定的尺寸。In order to improve the productivity of the conventional electronic component package 301 , it is necessary to increase the area of the substrate 302 and to manufacture a plurality of electronic component packages 301 at once. The plurality of electronic component packages 301 are divided into predetermined sizes by dicing.

若基板302的面积变大,基板302的弯曲、起伏变大,在基板302内的密封304的厚度上容易产生不均。存在液体状的绝缘树脂从基板302的表面向外部泄漏的情况。When the area of the substrate 302 becomes larger, the curvature and waviness of the substrate 302 become larger, and the thickness of the seal 304 inside the substrate 302 tends to be uneven. Liquid insulating resin may leak to the outside from the surface of the substrate 302 .

在将填充于基板302的液体状的绝缘树脂加热固化数小时时,如果不正确地将较大的基板302保持水平,则具有在密封304的厚度上产生不均、进而液体状的绝缘树脂从基板302的表面向外部泄漏的情况。When the liquid insulating resin filled in the substrate 302 is heated and cured for several hours, if the large substrate 302 is not properly held horizontally, the thickness of the seal 304 will be uneven, and the liquid insulating resin will The case where the surface of the substrate 302 leaks to the outside.

为了在多个基板302之上填充成为密封304的绝缘树脂并使其固化,干燥机需要具有较多的架子。但是实际上难以将这些架子都保持为水平,加热时具有架子本身倾斜、变形的情况。In order to fill and cure the insulating resin to be the seal 304 on the plurality of substrates 302 , the dryer needs to have many shelves. However, it is actually difficult to keep all these shelves horizontal, and the shelves themselves may be inclined or deformed when heated.

在加热时,具有基板302本身由于热膨胀而形变、弯曲的情况,由此产生密封304的厚度不均。When heated, the substrate 302 itself may be deformed or bent due to thermal expansion, thereby causing uneven thickness of the seal 304 .

另外,在电子部件封装体301中,需要形成为了得到屏蔽效果而形成的镀镍层305的工序,工时增加。另外,由于通过成为密封304的环氧树脂等绝缘树脂密封电子部件303的工序,成本提高。In addition, in the electronic component package 301 , a step of forming the nickel plating layer 305 for obtaining a shielding effect is required, and the number of man-hours increases. In addition, the cost increases due to the step of sealing the electronic component 303 with an insulating resin such as epoxy resin used as the seal 304 .

进而,在以往的电子部件封装体301中,通过冲切在2个方向上将较大的基板302切断,由冲切所需要的时间和/或设备引起的成本变大。Furthermore, in the conventional electronic component package 301, the large board|substrate 302 is cut|disconnected in two directions by punching, and the time required for punching and/or the cost by equipment becomes large.

专利文献1:特开2003-309397号公报Patent Document 1: JP-A-2003-309397

专利文献2:特开平11-163583号公报Patent Document 2: Japanese Unexamined Patent Publication No. 11-163583

发明内容Contents of the invention

电子部件封装体具备:第1配线板,安装在第1配线板的上面上的电子部件,设置在第1配线板的上面上的粘接层,设置在粘接层的上面上的第2配线板,和覆盖第1配线板的上面、第2配线板与电子部件的金属盖。第2配线板比第1配线板小。The electronic component package includes: a first wiring board, an electronic component mounted on the upper surface of the first wiring board, an adhesive layer provided on the upper surface of the first wiring board, and an adhesive layer provided on the upper surface of the adhesive layer. The second wiring board, and the metal cover covering the upper surface of the first wiring board, the second wiring board and electronic components. The second wiring board is smaller than the first wiring board.

在该电子部件封装体中,即使在金属盖上产生应变,也不会在电子部件上产生不需要的应力。In this electronic component package, even if strain is generated on the metal cover, unnecessary stress is not generated on the electronic component.

附图说明Description of drawings

图1A是实施方式1中的电子部件封装体的分解立体图。FIG. 1A is an exploded perspective view of the electronic component package in Embodiment 1. FIG.

图1B是实施方式1中的电子部件封装体的立体图。FIG. 1B is a perspective view of the electronic component package in Embodiment 1. FIG.

图1C是实施方式1中的其他的金属盖的立体图。FIG. 1C is a perspective view of another metal cover in Embodiment 1. FIG.

图2是实施方式1中的电子部件封装体的仰视立体图。FIG. 2 is a bottom perspective view of the electronic component package in Embodiment 1. FIG.

图3是表示实施方式1中的电子部件封装体的制造方法的立体图。3 is a perspective view showing a method of manufacturing the electronic component package in Embodiment 1. FIG.

图4是表示实施方式1中的电子部件封装体的制造方法的立体图。4 is a perspective view showing a method of manufacturing the electronic component package in Embodiment 1. FIG.

图5是表示实施方式1中的电子部件封装体的制造方法的立体图。5 is a perspective view showing a method of manufacturing the electronic component package in Embodiment 1. FIG.

图6A是实施方式2中的电子部件封装体的分解立体图。6A is an exploded perspective view of the electronic component package in Embodiment 2. FIG.

图6B是实施方式2中的电子部件封装体的立体图。6B is a perspective view of the electronic component package in Embodiment 2. FIG.

图6C是实施方式2中的其他的金属盖的立体图。6C is a perspective view of another metal cover in Embodiment 2. FIG.

图7A是实施方式2中的电子部件封装体的仰视立体图。7A is a bottom perspective view of the electronic component package in Embodiment 2. FIG.

图7B是实施方式2中的其他的电子部件封装体的仰视立体图。7B is a bottom perspective view of another electronic component package in Embodiment 2. FIG.

图8是表示图6B所示的电子部件封装体的制造方法的立体图。FIG. 8 is a perspective view showing a method of manufacturing the electronic component package shown in FIG. 6B .

图9是本发明的实施方式3中的电子部件封装体的分解立体图。9 is an exploded perspective view of the electronic component package in Embodiment 3 of the present invention.

图10A是实施方式3中的电子部件封装体的立体图。10A is a perspective view of an electronic component package in Embodiment 3. FIG.

图10B是实施方式3中的电子部件封装体的仰视立体图。10B is a bottom perspective view of the electronic component package in Embodiment 3. FIG.

图11是表示实施方式3中的电子部件封装体的制造方法的立体图。FIG. 11 is a perspective view showing a method of manufacturing the electronic component package in Embodiment 3. FIG.

图12是表示实施方式3中的电子部件封装体的制造方法的立体图。12 is a perspective view showing a method of manufacturing the electronic component package in Embodiment 3. FIG.

图13A本发明的是实施方式4中的电子部件封装体的立体图。FIG. 13A is a perspective view of an electronic component package in Embodiment 4 of the present invention.

图13B是图13A所示的电子部件封装体的线13B-13B上的剖视图。Fig. 13B is a cross-sectional view taken along line 13B-13B of the electronic component package shown in Fig. 13A .

图14是实施方式4中的电子部件封装体的仰视立体图。14 is a bottom perspective view of the electronic component package in Embodiment 4. FIG.

图15是表示实施方式4中的电子部件封装体的制造方法的立体图。15 is a perspective view showing a method of manufacturing the electronic component package in Embodiment 4. FIG.

图16是表示实施方式4中的电子部件封装体的制造方法的立体图。16 is a perspective view showing a method of manufacturing the electronic component package in Embodiment 4. FIG.

图17是表示实施方式4中的电子部件封装体的制造方法的立体图。17 is a perspective view showing a method of manufacturing the electronic component package in Embodiment 4. FIG.

图18是表示实施方式4中的电子部件封装体的制造方法的立体图。18 is a perspective view showing a method of manufacturing the electronic component package in Embodiment 4. FIG.

图19A是表示实施方式4中的电子部件封装体的制造方法的剖视图。19A is a cross-sectional view showing a method of manufacturing the electronic component package in Embodiment 4. FIG.

图19B是表示实施方式4中的电子部件封装体的制造方法的剖视图。19B is a cross-sectional view showing a method of manufacturing the electronic component package in Embodiment 4. FIG.

图20是表示实施方式4中的电子部件封装体的制造方法的立体图。20 is a perspective view showing a method of manufacturing the electronic component package in Embodiment 4. FIG.

图21是表示实施方式4中的电子部件封装体的制造方法的立体图。21 is a perspective view showing a method of manufacturing the electronic component package in Embodiment 4. FIG.

图22A是以往的电子部件封装体的分解立体图。22A is an exploded perspective view of a conventional electronic component package.

图22B是以往的电子部件封装体的剖视图。22B is a cross-sectional view of a conventional electronic component package.

图23是其他的以往的电子部件封装体的立体图。FIG. 23 is a perspective view of another conventional electronic component package.

符号说明Symbol Description

112:金属盖112: metal cover

112A:顶面部112A: top face

112B:侧面部(第1侧面部)112B: side part (first side part)

112C:侧面部(第1侧面部)112C: side part (the first side part)

113:配线板(第1配线板)113: Wiring board (1st wiring board)

113C:端部(第1端部)113C: end (first end)

113D:端部(第2端部)113D: end (second end)

114:配线板(第2配线板)114: Wiring board (2nd wiring board)

115:粘接层(第1粘接层)(接着層,粘合层)115: Adhesive layer (first adhesive layer) (adhesive layer, adhesive layer)

116:电子部件(第1电子部件)116: Electronic component (1st electronic component)

120A:通孔120A: Through hole

154:配线板(第3配线板)154: Wiring board (3rd wiring board)

155:粘接层(第2粘接层)155: Adhesive layer (second adhesive layer)

212:金属盖212: metal cover

212A:顶面部(天面部)212A: top face (celestial face)

212B:侧面部(第1侧面部)212B: side part (first side part)

212C:侧面部(第1侧面部)212C: side part (the first side part)

213:配线板(第1配线板)213: Wiring board (1st wiring board)

213C:端部(第1端部)213C: end (first end)

213D:端部(第2端部)213D: end (second end)

214:配线板(第2配线板)214: Wiring board (2nd wiring board)

215:粘接层(第1粘接层)215: Adhesive layer (first adhesive layer)

216A:电子部件(第1电子部件)216A: Electronic component (1st electronic component)

216B:电子部件(第2电子部件)216B: Electronic component (second electronic component)

220A:通孔220A: Through hole

254:配线板(第3配线板)254: Wiring board (3rd wiring board)

255:粘接层(第2粘接层)255: Adhesive layer (second adhesive layer)

264:配线板(第4配线板)264: Wiring board (4th wiring board)

265:粘接层(第3粘接层)265: Adhesive layer (third adhesive layer)

274:配线板(第5配线板)274: Wiring board (5th wiring board)

275:粘接层(第4粘接层)275: Adhesive layer (4th adhesive layer)

312:填充层312: fill layer

313:配线板(第1配线板)313: Wiring board (1st wiring board)

313C:端部(第1端部)313C: end (first end)

313D:端部(第2端部)313D: end (second end)

314:配线板(第2配线板)314: Wiring board (2nd wiring board)

315:粘接层(第1粘接层)315: Adhesive layer (first adhesive layer)

316:电子部件316: Electronic components

320A:通孔320A: through hole

323:填充材料323: Filling material

354:配线板(第3配线板)354: Wiring board (3rd wiring board)

355:粘接层(第2粘接层)355: Adhesive layer (second adhesive layer)

412:金属盖412: metal cover

412A:顶面部412A: top face

412B:侧面部(第1侧面部)412B: side part (first side part)

412C:侧面部(第1侧面部)412C: side part (the first side part)

413:配线板(第1配线板)413: Wiring board (1st wiring board)

413C:端部(第1端部)413C: end (first end)

413D:端部(第2端部)413D: end (second end)

414:配线板(第2配线板)414: Wiring board (2nd wiring board)

415:粘接层(第1粘接层)415: Adhesive layer (first adhesive layer)

416A:电子部件(第1电子部件)416A: Electronic component (1st electronic component)

416B:电子部件(第2电子部件)416B: Electronic component (second electronic component)

429A:通孔429A: Through hole

453:配线板(第7配线板)453: Wiring board (7th wiring board)

454:配线板(第3配线板)454: Wiring board (3rd wiring board)

455:粘接层(第2粘接层)455: Adhesive layer (second adhesive layer)

464:配线板(第4配线板)464: Wiring board (4th wiring board)

465:粘接层(第5粘接层)465: Adhesive layer (fifth adhesive layer)

474:配线板(第5配线板)474: Wiring board (5th wiring board)

475:粘接层(第6粘接层)475: Adhesive layer (6th adhesive layer)

485:粘接层(第3粘接层)485: Adhesive layer (third adhesive layer)

495:粘接层(第4粘接层)495: Adhesive layer (4th adhesive layer)

1112B:边(第1边)1112B: side (1st side)

1212B:边(第1边)1212B: side (1st side)

1412B:边(第1边)1412B: side (1st side)

1112C:边(第2边)1112C: side (2nd side)

1212C:边(第2边)1212C: side (second side)

1412C:边(第2边)1412C: side (2nd side)

具体实施方式Detailed ways

(实施方式1)(Embodiment 1)

图1A是实施方式1中的电子部件封装体111的分解立体图。金属盖112是将金属板冲压加工弯折成コ字状而形成的,具有爪118。具体地说,金属盖112具有顶面部112A、侧面部112B、112C和爪118。顶面部112A具有矩形状,其具有互相相反侧的边1112B、1112C和互相相反侧的边1112D、1112E。侧面部112B、112C从顶面部112A的边1112B、1112C分别向下方延伸。爪118从边1112D向下方延伸。爪118在将金属盖112固定于配线板113时,对金属盖112进行定位,为较小的突起状,或者将金属板的一部分弯折而成。爪118也可以具有钩子形状。FIG. 1A is an exploded perspective view of electronic component package 111 in Embodiment 1. FIG. The metal cover 112 is formed by pressing a metal plate and bending it into a U-shape, and has claws 118 . Specifically, the metal cover 112 has a top surface 112A, side surfaces 112B, 112C, and claws 118 . The top surface portion 112A has a rectangular shape, and has mutually opposite sides 1112B, 1112C and mutually opposite sides 1112D, 1112E. The side parts 112B and 112C extend downward from the sides 1112B and 1112C of the top part 112A, respectively. The claw 118 extends downward from the side 1112D. The claws 118 are used to position the metal cover 112 when fixing the metal cover 112 to the wiring board 113 , and are formed in the form of small protrusions or by bending a part of the metal plate. The claw 118 may also have a hook shape.

在配线板113的上面113A上,安装有多个电子部件116。电子部件116为高频用半导体、芯片线圈(チツプコイル)等芯片部件,也可以是产生电磁噪音或者容易受到周围的电磁噪音的影响的部件。A plurality of electronic components 116 are mounted on upper surface 113A of wiring board 113 . The electronic component 116 is a chip component such as a high-frequency semiconductor or a chip coil, and may be a component that generates electromagnetic noise or is easily affected by surrounding electromagnetic noise.

在配线板113的上面113A与下面113B上设有配线图形和/或焊料抗蚀剂(ソルダ一レジスト)。在配线板114的上面114A与下面114B上设有配线图形和/或焊料抗蚀剂。在配线板154的上面154A与下面154B上设有配线图形和/或焊料抗蚀剂。电子部件116具有通过钎焊连接于配线板113的上面113A的外部电极部。配线板113、114、154为印刷配线板,但也可以是其他的配线板。Wiring patterns and/or solder resists are provided on the upper surface 113A and the lower surface 113B of the wiring board 113 . Wiring patterns and/or solder resists are provided on the upper surface 114A and the lower surface 114B of the wiring board 114 . Wiring patterns and/or solder resists are provided on the upper surface 154A and the lower surface 154B of the wiring board 154 . Electronic component 116 has external electrode portions connected to upper surface 113A of wiring board 113 by soldering. The wiring boards 113, 114, and 154 are printed wiring boards, but may be other wiring boards.

配线板114经由粘接层115在配线板113的端部113C固定于上面113A。即,在配线板113的端部113C在上面113A设有粘接层115,在粘接层115上固定有配线板114。配线板154经由粘接层155在配线板113的端部113C的相反侧的端部113D上固定于上面113A。即,在配线板113的端部113D在上面113A设有粘接层155,在粘接层155上固定有配线板154。配线板114、154互相平行地延伸。Wiring board 114 is fixed to upper surface 113A at end 113C of wiring board 113 via adhesive layer 115 . That is, an adhesive layer 115 is provided on the upper surface 113A at the end portion 113C of the wiring board 113 , and the wiring board 114 is fixed to the adhesive layer 115 . Wiring board 154 is fixed to upper surface 113A at end 113D on the opposite side to end 113C of wiring board 113 via adhesive layer 155 . That is, an adhesive layer 155 is provided on the upper surface 113A at the end portion 113D of the wiring board 113 , and the wiring board 154 is fixed to the adhesive layer 155 . The wiring boards 114, 154 extend parallel to each other.

图1B是电子部件封装体111的立体图。金属盖112的顶面部112A位于配线板114的上面114A上与配线板154的上面154A上,覆盖配线板113的上面113A与电子部件116。FIG. 1B is a perspective view of the electronic component package 111 . Top surface 112A of metal cover 112 is located on upper surface 114A of wiring board 114 and upper surface 154A of wiring board 154 , and covers upper surface 113A of wiring board 113 and electronic components 116 .

金属盖112即侧面部112B、112C具有高度117B。高度117B优选为配线板113、114与粘接层115的厚度的合计117C以下。另外,优选将电子部件116从配线板113的上面113A起的高度设置得比配线板114、154的上面114A、154A从上面113A起的高度小。由此能够防止电子部件116与金属盖112直接接触。The metal cover 112, that is, the side portions 112B, 112C has a height 117B. Height 117B is preferably equal to or less than the total thickness of wiring boards 113 and 114 and adhesive layer 115 117C. In addition, it is preferable to set the height of electronic component 116 from upper surface 113A of wiring board 113 to be smaller than the height of upper surfaces 114A and 154A of wiring boards 114 and 154 from upper surface 113A. This prevents the electronic component 116 from coming into direct contact with the metal cover 112 .

如图1B所示,通过使形成于金属盖112的爪118接触配线板114,能够防止金属盖112的错位,能够容易地相对于配线板114高精度地对金属盖112定位。As shown in FIG. 1B , by bringing claws 118 formed on metal cover 112 into contact with wiring board 114 , displacement of metal cover 112 can be prevented, and metal cover 112 can be easily and accurately positioned relative to wiring board 114 .

通过将爪118加大,能够得到由爪118产生的屏蔽效果。图1C是实施方式1中的其他的金属盖612的立体图。在图1C中,对于与图1A相同的部分赋予相同的符号,将其说明省略。金属盖612代替图1A所示的金属盖112的爪118,具有从顶面部112A的边1112D向下方延伸的侧面部112D和从边1112D的相反侧的边1112E向下方延伸的侧面部112E。侧面部112D与侧面部112B、112C相连,侧面部112E与侧面部112B、112C相连。侧面部112D、112E覆盖配线板114、154的侧面与粘接层115、155的侧面,能够有效地屏蔽电子部件116。By enlarging the claw 118, the shielding effect by the claw 118 can be obtained. FIG. 1C is a perspective view of another metal cover 612 in the first embodiment. In FIG. 1C, the same parts as those in FIG. 1A are denoted by the same reference numerals, and description thereof will be omitted. Metal cover 612 replaces claw 118 of metal cover 112 shown in FIG. 1A , and has side 112D extending downward from side 1112D of top surface 112A and side 112E extending downward from side 1112E opposite side 1112D. The side part 112D is connected to the side parts 112B and 112C, and the side part 112E is connected to the side parts 112B and 112C. The side parts 112D and 112E cover the side surfaces of the wiring boards 114 and 154 and the side surfaces of the adhesive layers 115 and 155 , and can effectively shield the electronic component 116 .

这样,电子部件封装体111为能够屏蔽多个半导体等电子部件116的小型的Chip Size/Scale Package(CSP)(芯片级封装)。In this way, the electronic component package 111 is a small Chip Size/Scale Package (CSP) (chip scale package) capable of shielding a plurality of electronic components 116 such as semiconductors.

图2是电子部件封装体111的仰视立体图。在配线板113的下面113B上设有多个电极119B。构成为电极119B连接于母板(印刷底板,motherboard),电子部件封装体111安装于母板。图2所示的多个电极119B为Land Grid Array(LGA)(网格焊台陈列)或者Fine Pitch LGA(FLGA)(窄节距网格焊台陈列)。另外根据用途,多个电极119B也可以是Ball GridArray(BGA)(网格焊球陈列(封装))和/或Fine Pitch BGA(FBGA)。电极119B可以由形成于配线板113的下面113B的铜箔和/或焊料抗蚀剂形成,将电子部件封装体111的安装密度提高。FIG. 2 is a bottom perspective view of the electronic component package 111 . A plurality of electrodes 119B are provided on the lower surface 113B of the wiring board 113 . The electrodes 119B are connected to a motherboard (printed board, motherboard), and the electronic component package 111 is mounted on the motherboard. The multiple electrodes 119B shown in FIG. 2 are Land Grid Array (LGA) (grid soldering station array) or Fine Pitch LGA (FLGA) (narrow pitch grid soldering station array). In addition, according to the application, the plurality of electrodes 119B can also be Ball Grid Array (BGA) (grid solder ball array (package)) and/or Fine Pitch BGA (FBGA). The electrodes 119B may be formed of copper foil and/or solder resist formed on the lower surface 113B of the wiring board 113 to increase the mounting density of the electronic component package 111 .

配线板113由玻璃环氧树脂(ガラスエポキシ樹脂)、使用了组合(built-up)技术的多层板等多层配线板形成,由此能够使电子部件封装体111的下面113B对应于高密度安装。The wiring board 113 is formed of a multilayer wiring board such as glass epoxy resin (Glass Epokishi resin) or a multilayer board using a built-up technology, so that the lower surface 113B of the electronic component package 111 can be made to correspond to High density installation.

通过将配线板114、154设置得比配线板113小,能够增大配线板113的上面113A中能够安装电子部件116的面积。By providing wiring boards 114 and 154 smaller than wiring board 113 , it is possible to increase the area where electronic component 116 can be mounted on upper surface 113A of wiring board 113 .

在电子部件封装体111中,在设置于配线板113的上面113A的粘接层115、155上分别设有配线板114、155。通过将金属盖112设置在配线板114、154的上面114A、154A上,能够高精度地控制金属盖112的高度,所以能够抑制电子部件封装体111的厚度不均,在较薄的部分也安装电子部件封装体111。在设置于配线板113的相互相反侧的端部113C、113D的配线板114、154上固定金属盖112。通过该构造,能够高精度地使金属盖112相对于配线板113的上面113A平行,能够提高电子部件封装体111的刚性。另外,通过该构造,能够通过自动机容易地将金属盖112嵌入、固定于配线板114、154,能够提高电子部件封装体111的生产率。In electronic component package 111 , wiring boards 114 , 155 are respectively provided on adhesive layers 115 , 155 provided on upper surface 113A of wiring board 113 . By arranging the metal cover 112 on the upper surfaces 114A, 154A of the wiring boards 114, 154, the height of the metal cover 112 can be controlled with high precision, so that the thickness unevenness of the electronic component package 111 can be suppressed, and even thinner parts The electronic component package 111 is mounted. Metal cover 112 is fixed to wiring boards 114 , 154 provided on opposite ends 113C, 113D of wiring board 113 . With this structure, the metal cover 112 can be made parallel to the upper surface 113A of the wiring board 113 with high precision, and the rigidity of the electronic component package 111 can be improved. Moreover, with this structure, the metal cover 112 can be easily fitted and fixed to the wiring boards 114 and 154 by an automatic machine, and the productivity of the electronic component package 111 can be improved.

金属盖112是将金属板弯折成コ字状而形成的。金属盖112(侧面部112B、112C)的高度117B,与配线板113、粘接层115与配线板114的合计的高度117C相同或者比其小。由此,能够防止由金属盖112的安装引起的应力在电子部件116产生。金属盖112能够通过钎焊和/或机械加工安装于配线板113、114、154。The metal cover 112 is formed by bending a metal plate into a U-shape. Height 117B of metal cover 112 (side surfaces 112B, 112C) is equal to or smaller than height 117C of wiring board 113 , adhesive layer 115 , and wiring board 114 in total. Accordingly, it is possible to prevent stress from being generated in the electronic component 116 due to the attachment of the metal cover 112 . The metal cover 112 can be attached to the wiring boards 113, 114, 154 by soldering and/or machining.

接下来,对电子部件封装体111的制造方法进行说明。图3至图5是表示电子部件封装体111的制造方法的立体图。Next, a method of manufacturing electronic component package 111 will be described. 3 to 5 are perspective views illustrating a method of manufacturing the electronic component package 111 .

如图3所示,在形成于粘接层115、155的孔中填充导电膏(導電ペ一スト)而形成通孔120A、120B。将具有通孔120A的粘接层115与配线板114层叠,将具有通孔120B的粘接层155与配线板154层叠。然后,通过模具、冲压机等工具将粘接层115、155层叠于配线板113。这样,通过分别具有通孔120A、120B的粘接层115、155将配线板114、154固定于配线板113。粘接层115具有上面115A和其相反侧的下面115B。粘接层155具有上面155A和其相反侧的下面155B。下面115B、155B位于配线板113的上面113A。上面115A、155A分别位于配线板114、154的下面114B、154B。As shown in FIG. 3 , conductive paste (conductive paste) is filled in the holes formed in the adhesive layers 115 and 155 to form through holes 120A and 120B. The adhesive layer 115 having the through hole 120A is laminated on the wiring board 114 , and the adhesive layer 155 having the through hole 120B is laminated on the wiring board 154 . Then, the adhesive layers 115 and 155 are laminated on the wiring board 113 by tools such as a die and a press machine. In this way, wiring boards 114, 154 are fixed to wiring board 113 via adhesive layers 115, 155 having through holes 120A, 120B, respectively. The adhesive layer 115 has an upper surface 115A and a lower surface 115B on the opposite side. The adhesive layer 155 has an upper surface 155A and a lower surface 155B on the opposite side. Lower surfaces 115B and 155B are located on upper surface 113A of wiring board 113 . Upper surfaces 115A, 155A are located on lower surfaces 114B, 154B of wiring boards 114, 154, respectively.

在配线板113的上面113A上形成有多个电极119A。在配线板114的下面114B上形成有电极131A。在配线板154的下面154B上形成有电极131B。通孔120A将配线板113的电极119A与配线板114的电极131A连接。通孔120B将配线板113的电极119A与配线板154的电极131B连接。A plurality of electrodes 119A are formed on upper surface 113A of wiring board 113 . Electrode 131A is formed on lower surface 114B of wiring board 114 . Electrode 131B is formed on lower surface 154B of wiring board 154 . Via hole 120A connects electrode 119A of wiring board 113 and electrode 131A of wiring board 114 . Via hole 120B connects electrode 119A of wiring board 113 and electrode 131B of wiring board 154 .

也可以将配线板114、154通过具有通孔120A、120B的粘接层115、155同时固定于配线板113。通过这样,能够削减工时。Wiring boards 114 and 154 may be simultaneously fixed to wiring board 113 via adhesive layers 115 and 155 having through holes 120A and 120B. By doing so, man-hours can be reduced.

在粘接层115、155不是较硬的固体时,将粘接层115、155预先粘贴于配线板113。通过将粘接层115、155预先粘贴于配线板114、154,能够容易地处理粘接层115、155。When the adhesive layers 115 and 155 are not relatively hard solids, the adhesive layers 115 and 155 are pasted on the wiring board 113 in advance. The adhesive layers 115, 155 can be easily handled by pasting the adhesive layers 115, 155 on the wiring boards 114, 154 in advance.

图4是层叠起来的配线板113、114、154与粘接层115、155的立体图。配线板113的上面113A具有从粘接层115、155露出而能够安装电子部件116的有效面积121。在配线板113的上面113A的有效面积121上安装电子部件116。通过在配线板113的互相相反侧的端部113C、113D上经由粘接层115、155固定配线板114、154,能够增大有效面积121,能够高密度地安装电子部件116直到快要到达粘接层115、155和/或配线板114、154处。FIG. 4 is a perspective view of laminated wiring boards 113 , 114 , 154 and adhesive layers 115 , 155 . Upper surface 113A of wiring board 113 has effective area 121 exposed from adhesive layers 115 and 155 and electronic component 116 can be mounted on. Electronic components 116 are mounted on effective area 121 of upper surface 113A of wiring board 113 . By fixing the wiring boards 114, 154 via the adhesive layers 115, 155 to the opposite ends 113C, 113D of the wiring board 113, the effective area 121 can be increased, and the electronic components 116 can be mounted at a high density until reaching adhesive layer 115 , 155 and/or wiring board 114 , 154 .

通过扩大有效面积121,能够扩大钎焊膏向配线板113的上面113A的印刷面积,能够降低钎焊膏的厚度不均,能够提高钎焊膏的印刷精度。结果,提高了工艺性,抑制了电子部件封装体111的生产成本。通过在分割线111A将层叠起来的配线板113、114、154与粘接层115、155切断,能够一起生产多个电子部件封装体111。By enlarging the effective area 121, the printing area of the solder paste on the upper surface 113A of the wiring board 113 can be enlarged, the thickness unevenness of the solder paste can be reduced, and the printing accuracy of the solder paste can be improved. As a result, manufacturability is improved, and the production cost of the electronic component package 111 is suppressed. By cutting the laminated wiring boards 113, 114, 154 and adhesive layers 115, 155 at the dividing line 111A, a plurality of electronic component packages 111 can be produced together.

图5是被分割后的配线板113、114、154与粘接层115、155的立体图。层叠起来的配线板113、114、154与粘接层115、155可以通过由铣刀(ル一タ一ビツト,router bit)等实现的机械的方法切断。另外,也可以通过沿着分割线111A预先形成于配线板113、114、154的切缝和/或V槽和/或机械加工线(ミシン目,孔眼),分割层叠起来的配线板113、114、154与粘接层115、155。FIG. 5 is a perspective view of divided wiring boards 113 , 114 , 154 and adhesive layers 115 , 155 . The laminated wiring boards 113 , 114 , 154 and adhesive layers 115 , 155 can be cut mechanically using a router bit or the like. In addition, the laminated wiring boards 113 may be divided by slits and/or V-grooves and/or machining lines (ミシンプ, eyelets) previously formed in the wiring boards 113, 114, 154 along the dividing line 111A. , 114, 154 and adhesive layers 115, 155.

通过在分割层叠起来的配线板113、114、154与粘接层115、155之前在配线板113的上面113A上安装电子部件116,能够抑制安装成本。即使在将配线板113折叠而分割时,配线板114、154保持配线板113的刚性,所以能够使得在配线板113的切断时在电子部件116难以产生不需要的应力。通过上述的方法,能够稳定制造能够可靠地屏蔽电子部件116的电子部件封装体111。Mounting cost can be suppressed by mounting electronic component 116 on upper surface 113A of wiring board 113 before dividing laminated wiring boards 113 , 114 , 154 and adhesive layers 115 , 155 . Even when wiring board 113 is folded and divided, wiring boards 114 and 154 maintain the rigidity of wiring board 113 , so unnecessary stress can hardly be generated in electronic component 116 when wiring board 113 is cut. By the method described above, the electronic component package 111 capable of reliably shielding the electronic component 116 can be manufactured stably.

通孔120A、120B具有屏蔽效果。另外通过由热传导率(热传导系数,熱伝導度)较高的构件形成通孔120A、120B,能够向金属盖112传送配线板113和/或电子部件116的热量而有效地对电子部件116散热。The through holes 120A, 120B have a shielding effect. In addition, by forming the through holes 120A, 120B with a member with high thermal conductivity (thermal conductivity, thermal conductivity), the heat of the wiring board 113 and/or the electronic component 116 can be transferred to the metal cover 112 to effectively dissipate heat from the electronic component 116. .

粘接层115、155优选具有(薄)片形状,由热固性树脂和分散于热固性树脂的氧化铝、氧化硅等无机填料构成。通过将粘接层115、155设为片状,能够抑制粘接层115、155的厚度不均。另外,能够通过激光等在粘接层115、155上形成孔,在其中填充导电性膏而容易地形成通孔120A、120B。通过作为粘接层115、155的热固性树脂使用环氧树脂,能够提高电子部件封装体111的可靠性。The adhesive layers 115 and 155 preferably have a (thin) sheet shape and are composed of a thermosetting resin and inorganic fillers such as alumina and silica dispersed in the thermosetting resin. By forming the adhesive layers 115, 155 into a sheet shape, thickness unevenness of the adhesive layers 115, 155 can be suppressed. In addition, via holes 120A and 120B can be easily formed by forming holes in adhesive layers 115 and 155 by laser or the like and filling them with conductive paste. The reliability of the electronic component package 111 can be improved by using an epoxy resin as a thermosetting resin of the adhesive layers 115 and 155 .

另外,该热固性树脂也可以添加相对于热固性树脂为5重量%~30重量%的聚苯硫醚(PPS)、聚醚醚酮(PEEK)、聚醚砜(PES)等热塑性树脂。由此能够抑制加热时的流动性,能够防止热塑性树脂软化而从粘接层115向外流出、渗出。在热塑性树脂的含有量相对于热固性树脂小于5重量%时,有时不能得到添加的效果。如果热塑性树脂的含有量相对于热固性树脂大于30重量%,则有时影响粘接层115、155的粘接力、可靠性。In addition, thermoplastic resins such as polyphenylene sulfide (PPS), polyetheretherketone (PEEK), and polyethersulfone (PES) may be added to the thermosetting resin in an amount of 5% to 30% by weight relative to the thermosetting resin. Thereby, fluidity at the time of heating can be suppressed, and thermoplastic resin can be prevented from softening and flowing out or seeping out from the adhesive layer 115 . When the content of the thermoplastic resin is less than 5% by weight relative to the thermosetting resin, the effect of addition may not be obtained. When the thermoplastic resin content exceeds 30% by weight relative to the thermosetting resin, the adhesive force and reliability of the adhesive layers 115 and 155 may be affected.

粘接层115、155的厚度优选为30μm以上300μm以下(30μm~300μm)。在粘接层115、155的厚度小于30μm时,有时由配线板113、114、154的表面的凹凸的影响而不能得到充分的粘接力。在粘接层115、155的厚度大于300μm时,难以将电子部件封装体111设置得较薄。另外,无机填料的粒子直径优选为1μm以上小于30μm。在无机填料的粒子直径小于1μm时,无机填料价格升高,另外难以分散于热固性树脂。如果粒子直径大于30μm,则难以将粘接层115设置得较薄,有时难以为了形成通孔120A、120B而通过激光向粘接层115形成孔。The thickness of the adhesive layers 115 and 155 is preferably not less than 30 μm and not more than 300 μm (30 μm to 300 μm). When the thickness of the adhesive layer 115 , 155 is less than 30 μm, sufficient adhesive force may not be obtained due to the influence of unevenness on the surface of the wiring board 113 , 114 , 154 . When the thickness of the adhesive layers 115 and 155 exceeds 300 μm, it is difficult to provide the electronic component package 111 thinly. In addition, the particle diameter of the inorganic filler is preferably not less than 1 μm and less than 30 μm. When the particle diameter of the inorganic filler is less than 1 μm, the price of the inorganic filler increases, and it is difficult to disperse in the thermosetting resin. If the particle diameter is larger than 30 μm, it may be difficult to make the adhesive layer 115 thin, and it may be difficult to form holes in the adhesive layer 115 by laser to form the through holes 120A and 120B.

粘接层115、155中的无机填料的含有率优选为30体积%以上80体积%以下。在无机填料的含有率小于30体积%时,具有在粘接层115、155的粘接工序中热固性树脂向安装电子部件116的部分流出、渗出的可能性。如果无机填料的含有率大于80体积%,则具有减小粘接层115、155的粘接力的可能性。The content of the inorganic filler in the adhesive layers 115 and 155 is preferably not less than 30% by volume and not more than 80% by volume. When the content of the inorganic filler is less than 30% by volume, the thermosetting resin may flow out or seep out to the portion where the electronic component 116 is mounted in the bonding step of the bonding layers 115 and 155 . If the content of the inorganic filler exceeds 80% by volume, the adhesive force of the adhesive layers 115 and 155 may decrease.

粘接层115、155的热膨胀系数优选为在小于热固性树脂的玻化温度的温度下为4ppm/℃以上65ppm/℃以下。为了使热膨胀系数比4ppm/℃小,需要使用特殊且高价的无机填料。在将热膨胀系数设置得比65ppm/℃大时,有时电子部件封装体111形变、弯曲。另外粘接层115的热膨胀系数优选比配线板113、114、154小。由此能够抑制由电子部件封装体111的热量引起的弯曲和/或起伏。The coefficient of thermal expansion of the adhesive layers 115 and 155 is preferably not less than 4 ppm/°C and not more than 65 ppm/°C at a temperature lower than the glass transition temperature of the thermosetting resin. In order to make the coefficient of thermal expansion smaller than 4 ppm/°C, it is necessary to use a special and expensive inorganic filler. When the thermal expansion coefficient is set higher than 65 ppm/°C, the electronic component package 111 may be deformed or bent. In addition, the coefficient of thermal expansion of the adhesive layer 115 is preferably smaller than that of the wiring boards 113 , 114 , and 154 . Thereby, warpage and/or waviness caused by heat of the electronic component package 111 can be suppressed.

另外,玻化温度可以通过JIS C 6481等所示的TMA法和/或DSC法测定。在TMA法中,使试验片从室温以10℃/分的比例升温,通过热分析装置测定厚度方向的热膨胀系数。在DSC法,使试验片从室温以20℃/分的比例升温,通过示差操作热量计测定发热量。In addition, the glass transition temperature can be measured by the TMA method and/or the DSC method shown in JIS C 6481 or the like. In the TMA method, the temperature of the test piece is raised from room temperature at a rate of 10° C./minute, and the coefficient of thermal expansion in the thickness direction is measured with a thermal analyzer. In the DSC method, the temperature of the test piece is raised from room temperature at a rate of 20° C./minute, and the calorific value is measured with a differential operation calorimeter.

另外,通过对粘接层115、155和/或配线板113、114、154中使用FR4级(grade)和/或FR5级的可靠性较高的构件,能够提高电子部件封装体111的可靠性。In addition, the reliability of the electronic component package 111 can be improved by using components with high reliability of FR4 (grade) and/or FR5 for the adhesive layers 115, 155 and/or the wiring boards 113, 114, 154. sex.

在配线板113的大小为10mm×10mm以下时,通过图1A所示的构造能够确保电子部件封装体111的强度。在配线板113的大小超过10mm×10mm时,也可以在上面113A上的粘接层115、155之间的中央设置与粘接层115、155相同构造的另外的粘接层,在该粘接层层上设置与配线板114、154相同构造的另外的配线板。该配线板的上面触接于金属盖112的顶面部112A。由此,能够提高电子部件封装体111的厚度方向上的强度。另外,通过由钎焊、粘接剂等将该配线板与金属盖112固定,能够提高电子部件封装体111的刚性。When the size of wiring board 113 is 10 mm×10 mm or less, the strength of electronic component package 111 can be ensured by the structure shown in FIG. 1A . When the size of the wiring board 113 exceeds 10mm×10mm, another adhesive layer with the same structure as the adhesive layers 115, 155 may be provided in the center between the adhesive layers 115, 155 on the upper surface 113A. Another wiring board having the same structure as the wiring boards 114 and 154 is provided on the bonding layer. The upper surface of the wiring board is in contact with the top surface portion 112A of the metal cover 112 . Thereby, the strength in the thickness direction of the electronic component package 111 can be improved. In addition, by fixing the wiring board and the metal cover 112 by soldering, an adhesive, or the like, the rigidity of the electronic component package 111 can be increased.

金属盖112优选由厚度0.1mm以上1.0mm以下的金属板形成。在厚度小于0.1mm时,具有在处理时变形的可能性。另外如果厚度大于1.0mm,则金属板的加工变难,重量变大。通过金属盖112,除了屏蔽效果,还能够得到散热效果和/或热传播效果。此时,也可以将金属盖112的形状设为散热片形状,或者将散热用的散热片安装于金属盖112。The metal cover 112 is preferably formed of a metal plate with a thickness of not less than 0.1 mm and not more than 1.0 mm. When the thickness is less than 0.1 mm, there is a possibility of deformation during handling. On the other hand, if the thickness exceeds 1.0 mm, the processing of the metal plate will become difficult and the weight will increase. Through the metal cover 112, in addition to the shielding effect, a heat dissipation effect and/or a heat spreading effect can also be obtained. At this time, the shape of the metal cover 112 may be a heat sink shape, or a heat sink for heat dissipation may be attached to the metal cover 112 .

另外此时,通过由热传导率较高的构件形成通孔120A、120B,能够向金属盖112发送配线板113和/或电子部件116的热量而有效地对电子部件116散热。Also at this time, by forming through holes 120A, 120B with a member with high thermal conductivity, the heat of wiring board 113 and/or electronic component 116 can be transmitted to metal cover 112 to effectively dissipate heat from electronic component 116 .

另外通过对金属盖112的至少一部分进行电镀,能够防止金属部分的变色。另外通过进行镀镍、镀焊料(半田めつき)等,能够通过焊锡坚固地将金属盖112连接于配线板114、154。In addition, by plating at least a part of the metal cover 112, discoloration of the metal part can be prevented. In addition, by performing nickel plating, solder plating (handa metsuki), etc., the metal cover 112 can be firmly connected to the wiring boards 114 and 154 by soldering.

在电子部件封装体111中,配线板114、154分别经由粘接层115、155固定于配线板113,在配线板114、154上固定有金属盖112。金属盖112不触接于安装在配线板113的上面113A上的电子部件116而与其分离。由此,向金属盖112传递的外力不向电子部件116传递,所以不会在电子部件116上产生应力,能够得到小型且可靠性较高的电子部件封装体111。另外,电子部件116的高度或者高度的不均不会给金属盖112的高度117B和/或电子部件封装体111的高度带来影响。In electronic component package 111 , wiring boards 114 , 154 are fixed to wiring board 113 via adhesive layers 115 , 155 , respectively, and metal cover 112 is fixed to wiring boards 114 , 154 . Metal cover 112 is separated from electronic component 116 mounted on upper surface 113A of wiring board 113 without contacting it. As a result, the external force transmitted to the metal cover 112 is not transmitted to the electronic component 116, so that no stress is generated on the electronic component 116, and a small and highly reliable electronic component package 111 can be obtained. In addition, the height or unevenness of the electronic component 116 does not affect the height 117B of the metal cover 112 and/or the height of the electronic component package 111 .

(实施方式2)(Embodiment 2)

图6A是实施方式2中的电子部件封装体211的分解立体图。能够经由形成于配线板214的上面214A的电极232A与形成于配线板254的上面254A的电极232B,将形成于配线板213的上面213A的配线图形与金属盖212连接。配线板213、214、254为印刷配线板,但也可以是其他的配线板。FIG. 6A is an exploded perspective view of electronic component package 211 in Embodiment 2. FIG. The wiring pattern formed on the upper surface 213A of the wiring board 213 can be connected to the metal cover 212 via the electrode 232A formed on the upper surface 214A of the wiring board 214 and the electrode 232B formed on the upper surface 254A of the wiring board 254 . The wiring boards 213, 214, and 254 are printed wiring boards, but may be other wiring boards.

金属盖212是将金属板冲压加工弯折成コ字状而形成的,具有爪218。具体地说,金属盖212具有顶面部212A、侧面部212B、212C和爪218。顶面部212A具有矩形状,其具有互相相反侧的边1212B、1212C和互相相反侧的边1212D、1212E。侧面部212B、212C从顶面部212A的边1212B、1212C分别向下方延伸。爪218从边1212D向下方延伸。爪218在将金属盖212固定于配线板213时,对金属盖212进行定位,为较小的突起状,或者将金属板的一部分弯折而成。爪218也可以具有钩子形状。The metal cover 212 is formed by pressing and bending a metal plate into a U-shape, and has claws 218 . Specifically, the metal cover 212 has a top surface 212A, side surfaces 212B, 212C, and claws 218 . The top surface portion 212A has a rectangular shape and has mutually opposite sides 1212B and 1212C and mutually opposite sides 1212D and 1212E. The side parts 212B and 212C extend downward from the sides 1212B and 1212C of the top part 212A, respectively. The claw 218 extends downward from the side 1212D. The claws 218 position the metal cover 212 when fixing the metal cover 212 to the wiring board 213 , and are formed in a small protrusion shape or by bending a part of a metal plate. The claw 218 may also have a hook shape.

在配线板213的上面213A上,安装有多个电子部件216A。电子部件216A为高频用半导体、芯片线圈等芯片部件,也可以是产生电磁噪音或者容易受到周围的电磁噪音的影响的部件。在配线板213的下面213B上,安装有多个电子部件216B。电子部件216B为高频用半导体、芯片线圈等芯片部件,也可以是产生电磁噪音或者容易受到周围的电磁噪音的影响的部件。A plurality of electronic components 216A are mounted on upper surface 213A of wiring board 213 . The electronic component 216A is a chip component such as a high-frequency semiconductor or a chip coil, and may be a component that generates electromagnetic noise or is easily affected by surrounding electromagnetic noise. On the lower surface 213B of the wiring board 213, a plurality of electronic components 216B are mounted. The electronic component 216B is a chip component such as a high-frequency semiconductor or a chip coil, and may be a component that generates electromagnetic noise or is easily affected by surrounding electromagnetic noise.

通过由多层配线板形成配线板213,能够将电子部件216A与电子部件216B连接。电子部件216A与电子部件216B能够经由连接于配线板213的上面213A与下面213B的通孔互相连接,由此,提高了电子部件封装体211的电路图形的设计的自由度。By forming the wiring board 213 from a multilayer wiring board, the electronic component 216A and the electronic component 216B can be connected. Electronic component 216A and electronic component 216B can be connected to each other through through holes connected to upper surface 213A and lower surface 213B of wiring board 213 , thereby improving the degree of freedom in designing the circuit pattern of electronic component package 211 .

配线板113也可以内置由铜箔等构成的β(ベタ)图形或者屏蔽图形。通过该图形,能够将电子部件216A、216B相互电磁性分离能够防止干涉。Wiring board 113 may incorporate a β (beta) pattern or shield pattern made of copper foil or the like. With this pattern, the electronic components 216A, 216B can be electromagnetically separated from each other and interference can be prevented.

在配线板213的上面213A与下面213B上形成有配线图形和/或焊料抗蚀剂。电子部件216A、216B具有通过钎焊连接于配线板213的上面213A和/或下面213B的外部电极部。A wiring pattern and/or a solder resist are formed on the upper surface 213A and the lower surface 213B of the wiring board 213 . Electronic components 216A and 216B have external electrode portions connected to upper surface 213A and/or lower surface 213B of wiring board 213 by soldering.

配线板214经由粘接层215在配线板213的端部213C固定于上面213A。即,在配线板213的端部213C在上面213A设有粘接层215,在粘接层215上固定有配线板214。配线板254经由粘接层255在配线板213的端部213C的相反侧的端部213D上固定于上面213A。即,在配线板213的端部213D在上面213A设有粘接层255,在粘接层255上固定有配线板254。Wiring board 214 is fixed to upper surface 213A at end 213C of wiring board 213 via adhesive layer 215 . That is, an adhesive layer 215 is provided on an upper surface 213A of an end portion 213C of the wiring board 213 , and the wiring board 214 is fixed to the adhesive layer 215 . Wiring board 254 is fixed to upper surface 213A at end 213D on the opposite side to end 213C of wiring board 213 via adhesive layer 255 . That is, an adhesive layer 255 is provided on the upper surface 213A at the end portion 213D of the wiring board 213 , and the wiring board 254 is fixed to the adhesive layer 255 .

配线板264经由粘接层265在配线板213的端部213C固定于下面213B。即,在配线板213的端部213C在下面213B设有粘接层265,在粘接层265上固定有配线板264。配线板274经由粘接层275在配线板213的端部213C的相反侧的端部213D上固定于下面213B。即,在配线板213的端部213D在下面213B设有粘接层275,在粘接层275上固定有配线板274。配线板214、254、264、274互相平行地延伸。Wiring board 264 is fixed to lower surface 213B at end 213C of wiring board 213 via adhesive layer 265 . That is, an adhesive layer 265 is provided on the lower surface 213B of the end portion 213C of the wiring board 213 , and the wiring board 264 is fixed to the adhesive layer 265 . Wiring board 274 is fixed to lower surface 213B at end 213D on the opposite side to end 213C of wiring board 213 via adhesive layer 275 . That is, an adhesive layer 275 is provided on the lower surface 213B of the end portion 213D of the wiring board 213 , and the wiring board 274 is fixed to the adhesive layer 275 . The wiring boards 214, 254, 264, 274 extend parallel to each other.

图6B是电子部件封装体211的立体图。金属盖212的顶面部212A位于配线板214的上面214A上与配线板254的上面254A上,覆盖配线板213的上面213A与电子部件216A。金属盖212的侧面部212B、212C延伸到配线板264、274,包围电子部件216B。FIG. 6B is a perspective view of the electronic component package 211 . Top surface portion 212A of metal cover 212 is located on upper surface 214A of wiring board 214 and upper surface 254A of wiring board 254 , and covers upper surface 213A of wiring board 213 and electronic components 216A. Side portions 212B and 212C of metal cover 212 extend to wiring boards 264 and 274 to surround electronic component 216B.

金属盖212即侧面部212B、212C具有高度217B。高度217B优选为配线板213、214、264与粘接层215、265的厚度的合计217C以下。另外,优选将电子部件216A从配线板213的上面213A起的高度设置得比配线板214、254的上面214A、254A从上面213A起的高度小。由此能够防止电子部件216与金属盖212直接接触。另外通过该构造,能够确保金属盖212与安装电子部件封装体211的母板之间的绝缘距离。The metal cover 212, that is, the side portions 212B, 212C has a height 217B. Height 217B is preferably equal to or less than the total thickness of wiring boards 213 , 214 , 264 and adhesive layers 215 , 265 . In addition, it is preferable to set the height of electronic component 216A from upper surface 213A of wiring board 213 to be smaller than the height of upper surfaces 214A and 254A of wiring boards 214 and 254 from upper surface 213A. This prevents the electronic component 216 from coming into direct contact with the metal cover 212 . Also with this configuration, it is possible to secure an insulating distance between the metal cover 212 and the motherboard on which the electronic component package 211 is mounted.

通过将爪218加大,能够得到由爪218产生的屏蔽效果。图6C是实施方式2中的其他的金属盖712的立体图。在图6C中,对于与图6A相同的部分赋予相同的符号,将其说明省略。金属盖712代替图6A所示的金属盖212的爪218,具有从顶面部212A的边1212D向下方延伸的侧面部212D和从边1212D的相反侧的边1212E向下方延伸的侧面部212E。侧面部212D与侧面部212B、212C相连,侧面部212E与侧面部212B、212C相连。侧面部212D、212E覆盖配线板213、214、254、264、274的侧面与粘接层215、255、265、275的侧面,能够有效地屏蔽电子部件216A、216B。By enlarging the claw 218, the shielding effect by the claw 218 can be obtained. FIG. 6C is a perspective view of another metal cover 712 in the second embodiment. In FIG. 6C, the same parts as those in FIG. 6A are denoted by the same reference numerals, and description thereof will be omitted. Metal cover 712 replaces claw 218 of metal cover 212 shown in FIG. 6A , and has side 212D extending downward from side 1212D of top surface 212A and side 212E extending downward from side 1212E opposite side 1212D. The side part 212D is connected to the side parts 212B and 212C, and the side part 212E is connected to the side parts 212B and 212C. Side parts 212D, 212E cover side surfaces of wiring boards 213, 214, 254, 264, 274 and side surfaces of adhesive layers 215, 255, 265, 275, and can effectively shield electronic components 216A, 216B.

这样,电子部件封装体211为能够屏蔽多个半导体等电子部件的小型的Chip Size/Scale Package(CSP)。In this way, the electronic component package 211 is a small Chip Size/Scale Package (CSP) capable of shielding electronic components such as a plurality of semiconductors.

图7A是电子部件封装体211的仰视立体图。在配线板264的下面264B上设有多个电极232C。在配线板274的下面274B上设有多个电极232D。构成为电极232C、232D连接于母板,电子部件封装体211安装于母板。图7A所示的多个电极232C、232D为Land Grid Array(LGA)或者FinePitch LGA(FLGA)。另外根据用途,多个电极232C、232D也可以是Ball Grid Array(BGA)和/或Fine Pitch BGA(FBGA)。电极232C、232D可以由形成于配线板264、274的下面264B、274B的铜箔和/或焊料抗蚀剂形成,将电子部件封装体211的安装密度提高。FIG. 7A is a bottom perspective view of the electronic component package 211 . A plurality of electrodes 232C are provided on the lower surface 264B of the wiring board 264 . A plurality of electrodes 232D are provided on the lower surface 274B of the wiring board 274 . The electrodes 232C and 232D are connected to the motherboard, and the electronic component package 211 is mounted on the motherboard. The plurality of electrodes 232C and 232D shown in FIG. 7A are Land Grid Array (LGA) or FinePitch LGA (FLGA). In addition, according to the application, the plurality of electrodes 232C and 232D may also be Ball Grid Array (BGA) and/or Fine Pitch BGA (FBGA). The electrodes 232C and 232D may be formed of copper foil and/or solder resist formed on the lower surfaces 264B and 274B of the wiring boards 264 and 274 to increase the mounting density of the electronic component package 211 .

图7B是实施方式2中的其他的电子部件封装体211A的仰视立体图。在图7B中,对于与图7A所示的电子部件封装体211相同的部分赋予相同的符号,将其说明省略。图7B所示的电子部件封装体211A代替图7A所示的电子部件封装体211的金属盖212,具备图6C所示的金属盖712。FIG. 7B is a bottom perspective view of another electronic component package 211A in Embodiment 2. FIG. In FIG. 7B, the same code|symbol is attached|subjected to the same part as electronic component package 211 shown in FIG. 7A, and description is abbreviate|omitted. Electronic component package 211A shown in FIG. 7B is provided with metal cover 712 shown in FIG. 6C instead of metal cover 212 of electronic component package 211 shown in FIG. 7A .

如图6A、图6B、图7A、图7B所示,通过将配线板214、254、264、274设置得比配线板213小,能够增大配线板213的上面213A与下面213B的能够安装电子部件216A、216B的面积。通过在配线板213的上面213A与下面213B上安装电子部件216A、216B,能够进行电子部件封装体211的小型化、轻量化。As shown in FIGS. 6A, 6B, 7A, and 7B, by setting the wiring boards 214, 254, 264, and 274 smaller than the wiring board 213, the distance between the upper surface 213A and the lower surface 213B of the wiring board 213 can be increased. The area where electronic components 216A, 216B can be mounted. By mounting electronic components 216A and 216B on upper surface 213A and lower surface 213B of wiring board 213 , it is possible to reduce the size and weight of electronic component package 211 .

金属盖212是将金属板弯折成コ字状而形成的。金属盖212(侧面部212B、212C)的高度217B,与配线板213、粘接层215、265与配线板214、264的合计的高度217C相同或者比其小。由此,能够防止由金属盖212的安装引起的应力在电子部件216A产生。金属盖212能够通过钎焊和/或机械加工安装于配线板213、214、254、264、274。The metal cover 212 is formed by bending a metal plate into a U-shape. Height 217B of metal cover 212 (side portions 212B, 212C) is equal to or smaller than height 217C of wiring board 213 , adhesive layers 215 , 265 , and wiring boards 214 , 264 in total. Accordingly, it is possible to prevent stress caused by attachment of the metal cover 212 from being generated in the electronic component 216A. The metal cover 212 can be attached to the wiring boards 213, 214, 254, 264, 274 by soldering and/or machining.

通过使形成于金属盖212的爪218接触配线板214,能够防止金属盖212的错位,能够容易地相对于配线板214高精度地对金属盖212定位。By bringing the claws 218 formed on the metal cover 212 into contact with the wiring board 214 , displacement of the metal cover 212 can be prevented, and the metal cover 212 can be easily positioned with respect to the wiring board 214 with high precision.

接下来,对电子部件封装体211的制造方法进行说明。图8是表示电子部件封装体211的制造方法的分解立体图。在形成于粘接层215、255、265、275的孔中填充导电膏而分别形成通孔220A、220B、220C、220D。然后,在配线板214、254的下面214B、254B分别层叠粘接层215、255,在配线板264、274的上面264A、274A分别层叠粘接层265、275。然后,通过模具、冲压机等工具将粘接层215、255层叠于配线板213的上面213A,通过模具、冲压机等工具将粘接层265、275层叠于配线板213的下面213B。这样,通过分别具有通孔220A、220B、220C、220D的粘接层215、255、265、275将配线板213、214、254、264、274固定。Next, a method of manufacturing electronic component package 211 will be described. FIG. 8 is an exploded perspective view illustrating a method of manufacturing the electronic component package 211 . The holes formed in the adhesive layers 215 , 255 , 265 , and 275 are filled with conductive paste to form through holes 220A, 220B, 220C, and 220D, respectively. Then, adhesive layers 215 , 255 are laminated on lower surfaces 214B, 254B of wiring boards 214 , 254 , and adhesive layers 265 , 275 are laminated on upper surfaces 264A, 274A of wiring boards 264 , 274 , respectively. Then, the adhesive layers 215 and 255 are laminated on the upper surface 213A of the wiring board 213 by tools such as a die and a press, and the adhesive layers 265 and 275 are laminated on the lower surface 213B of the wiring board 213 by a tool such as a die and a press. In this way, wiring boards 213, 214, 254, 264, and 274 are fixed by adhesive layers 215, 255, 265, and 275 having through holes 220A, 220B, 220C, and 220D, respectively.

在配线板213的上面213A上形成有多个电极219A。在配线板214的下面214B上形成有电极231A。在配线板254的下面254B上形成有电极231B。通孔220A将配线板213的电极219A与配线板214的电极231A连接。通孔220B将配线板213的电极219A与配线板254的电极231B连接。在配线板213的下面213B上形成有多个电极219B。在配线板264的上面264A上形成有电极231C。在配线板274的上面274A上形成有电极231D。通孔220C将配线板213的电极219B与配线板264的电极231C连接。通孔220D将配线板213的电极219B与配线板274的电极231D连接。粘接层215具有上面215A和其相反侧的下面215B。粘接层255具有上面255A和其相反侧的下面255B。下面215B、255B位于配线板213的上面213A。上面215A、255A分别位于配线板214、254的下面214B、254B。粘接层265具有上面265A和其相反侧的下面265B。粘接层275具有上面275A和其相反侧的下面275B。上面265A、275A位于配线板213的下面213B。下面265B、275B分别位于配线板264、274的上面264A、274A。A plurality of electrodes 219A are formed on an upper surface 213A of the wiring board 213 . Electrodes 231A are formed on lower surface 214B of wiring board 214 . Electrode 231B is formed on lower surface 254B of wiring board 254 . Via hole 220A connects electrode 219A of wiring board 213 and electrode 231A of wiring board 214 . Via hole 220B connects electrode 219A of wiring board 213 and electrode 231B of wiring board 254 . A plurality of electrodes 219B are formed on the lower surface 213B of the wiring board 213 . Electrode 231C is formed on upper surface 264A of wiring board 264 . Electrode 231D is formed on upper surface 274A of wiring board 274 . Via hole 220C connects electrode 219B of wiring board 213 and electrode 231C of wiring board 264 . The through hole 220D connects the electrode 219B of the wiring board 213 and the electrode 231D of the wiring board 274 . The adhesive layer 215 has an upper surface 215A and a lower surface 215B on the opposite side. The adhesive layer 255 has an upper surface 255A and a lower surface 255B on the opposite side. Lower surfaces 215B and 255B are located on upper surface 213A of wiring board 213 . Upper surfaces 215A, 255A are located on lower surfaces 214B, 254B of wiring boards 214, 254, respectively. The adhesive layer 265 has an upper surface 265A and a lower surface 265B on the opposite side. The adhesive layer 275 has an upper surface 275A and a lower surface 275B on the opposite side. Upper surfaces 265A, 275A are located on lower surface 213B of wiring board 213 . Lower surfaces 265B, 275B are located on upper surfaces 264A, 274A of wiring boards 264, 274, respectively.

另外,也可以将配线板213、214、254、264、274通过分别具有通孔220A、220B、220C、220D的粘接层215、255、265、275同时一起层叠固定。通过这样,能够削减工时。In addition, the wiring boards 213, 214, 254, 264, and 274 may be simultaneously laminated and fixed through the adhesive layers 215, 255, 265, and 275 having through holes 220A, 220B, 220C, and 220D, respectively. By doing so, man-hours can be reduced.

然后,与图4、图5所示的配线板113、114、154和/或粘接层115、155同样,将配线板213、214、254、264、274与粘接层215、255、265、275分割。然后,以金属盖212触接于配线板214、254的上面214A、254A的方式,将金属盖212安装于配线板213、214、254、264、274。Then, like the wiring boards 113, 114, 154 and/or adhesive layers 115, 155 shown in FIGS. , 265, 275 divisions. Then, metal cover 212 is attached to wiring boards 213 , 214 , 254 , 264 , 274 so that metal cover 212 is in contact with upper surfaces 214A, 254A of wiring boards 214 , 254 .

通孔220A~220D具有屏蔽效果。另外通过由热传导率较高的构件形成通孔220A~220D,能够向金属盖212传送配线板213和/或电子部件216A、216B的热量而有效地对电子部件216A、216B散热。The through holes 220A to 220D have a shielding effect. In addition, by forming through holes 220A to 220D with a member with high thermal conductivity, the heat of wiring board 213 and/or electronic components 216A and 216B can be transmitted to metal cover 212 to effectively dissipate heat from electronic components 216A and 216B.

通过将形成于配线板213、214、254、264、274的配线图形与金属盖212电连接,不但金属盖212,还能够使配线板213、214、254、264、274相对于电子部件216A、216B具有屏蔽效果和/或散热效果。By electrically connecting the wiring patterns formed on the wiring boards 213, 214, 254, 264, and 274 to the metal cover 212, not only the metal cover 212 but also the wiring boards 213, 214, 254, 264, and 274 can be positioned relatively to the electronics. The components 216A, 216B have a shielding effect and/or a heat dissipation effect.

粘接层215、255、265、275由与图1A所示的实施方式1中的粘接层115、155相同的材料构成并且具有相同的厚度和/或形状,具有相同的效果。The adhesive layers 215 , 255 , 265 , and 275 are made of the same material and have the same thickness and/or shape as the adhesive layers 115 , 155 in the first embodiment shown in FIG. 1A , and have the same effect.

另外,通过对粘接层215、255、265、275、配线板213、214、254、264、274中使用FR4级和/或FR5级的可靠性较高的构件,能够提高电子部件封装体211的可靠性。In addition, by using components with high reliability of FR4 class and/or FR5 class for the adhesive layers 215, 255, 265, 275 and wiring boards 213, 214, 254, 264, 274, it is possible to improve the reliability of the electronic component package. 211 reliability.

在配线板213的大小为10mm×10mm以下时,通过图6A所示的构造能够确保电子部件封装体211的强度。在配线板213的大小超过10mm×10mm时,也可以在上面213A上的粘接层215、255之间的中央设置与粘接层215、255相同构造的另外的粘接层,在该粘接层层上设置与配线板214、254相同构造的另外的配线板。该配线板的上面触接于金属盖212的顶面部212A。由此,能够提高电子部件封装体211的厚度方向上的强度。另外,通过由钎焊、粘接剂等将该配线板与金属盖212固定,能够提高电子部件封装体211的刚性。When the size of wiring board 213 is 10 mm×10 mm or less, the strength of electronic component package 211 can be ensured by the structure shown in FIG. 6A . When the size of the wiring board 213 exceeds 10mm×10mm, another adhesive layer with the same structure as the adhesive layers 215, 255 may be provided in the center between the adhesive layers 215, 255 on the upper surface 213A. Another wiring board having the same structure as the wiring boards 214 and 254 is provided on the bonding layer. The upper surface of the wiring board is in contact with the top surface portion 212A of the metal cover 212 . Thereby, the strength in the thickness direction of the electronic component package 211 can be improved. In addition, the rigidity of the electronic component package 211 can be improved by fixing the wiring board and the metal cover 212 by soldering, an adhesive, or the like.

金属盖212优选由厚度0.1mm以上1.0mm以下的金属板形成。在厚度小于0.1mm时,具有在处理时变形的可能性。另外如果厚度大于1.0mm,则金属板的加工变难,重量变大。通过金属盖212,除了屏蔽效果,还能够得到散热效果和/或热传播效果(ヒ一トスプレツド効果)。此时,也可以将金属盖212的形状设为散热片形状,或者将散热用的散热片安装于金属盖212。The metal cover 212 is preferably formed of a metal plate with a thickness of not less than 0.1 mm and not more than 1.0 mm. When the thickness is less than 0.1 mm, there is a possibility of deformation during handling. On the other hand, if the thickness exceeds 1.0 mm, the processing of the metal plate will become difficult and the weight will increase. With the metal cover 212, in addition to the shielding effect, it is possible to obtain a heat dissipation effect and/or a heat spreading effect (ヒ一トトスプレツツ effect). At this time, the shape of the metal cover 212 may be a heat sink shape, or a heat sink for heat dissipation may be attached to the metal cover 212 .

另外此时,通过由热传导率较高的构件形成通孔220A、220B,能够向金属盖212发送配线板213和/或电子部件216A、216B的热量而有效地对电子部件216A、216B散热。Also at this time, by forming through holes 220A, 220B with a member with high thermal conductivity, the heat of wiring board 213 and/or electronic components 216A, 216B can be transmitted to metal cover 212 to effectively dissipate heat from electronic components 216A, 216B.

另外通过对金属盖212的至少一部分进行电镀,能够防止金属部分的变色。另外通过进行镀镍、镀锡等,能够通过焊锡坚固地将金属盖212连接于配线板214、254。In addition, by plating at least a part of the metal cover 212, discoloration of the metal part can be prevented. In addition, by performing nickel plating, tin plating, or the like, the metal cover 212 can be firmly connected to the wiring boards 214 and 254 by soldering.

在电子部件封装体211中,配线板214、254分别经由粘接层215、255固定于配线板213,在配线板214、254上固定有金属盖212。金属盖212不触接于安装在配线板213的上面213A上的电子部件216A而与其分离。由此,向金属盖2112传递的外力不向电子部件216A传递,所以不会在电子部件216A上产生应力,能够得到小型且可靠性高的电子部件封装体211。另外,电子部件216A的高度或者高度的不均不会给金属盖212的高度217B和/或电子部件封装体211的高度带来影响。In electronic component package 211 , wiring boards 214 , 254 are fixed to wiring board 213 via adhesive layers 215 , 255 , respectively, and metal cover 212 is fixed to wiring boards 214 , 254 . Metal cover 212 is separated from electronic component 216A mounted on upper surface 213A of wiring board 213 without being in contact therewith. Thereby, the external force transmitted to the metal cover 2112 is not transmitted to the electronic component 216A, so that no stress is generated on the electronic component 216A, and a compact and highly reliable electronic component package 211 can be obtained. In addition, the height or unevenness of the electronic component 216A does not affect the height 217B of the metal cover 212 and/or the height of the electronic component package 211 .

(实施方式3)(Embodiment 3)

图9是实施方式3中的电子部件封装体411的分解立体图。金属盖412是将金属板冲压加工弯折成コ字状而形成的,具有爪418。具体地说,金属盖412具有顶面部412A、侧面部412B、412C和爪418。顶面部412A具有矩形状,具有互相相反侧的边1412B、1412C和互相相反侧的边1412D、1412E。侧面部412B、412C从顶面部412A的边1412B、1412C分别向下方延伸。爪418从边1412D向下方延伸。爪418在将金属盖412固定于配线板413时,对金属盖412进行定位,为较小的突起状,或者将金属板的一部分弯折而成。爪418也可以具有钩子形状。FIG. 9 is an exploded perspective view of an electronic component package 411 in the third embodiment. The metal cover 412 is formed by pressing and bending a metal plate into a U-shape, and has claws 418 . Specifically, the metal cover 412 has a top surface 412A, side surfaces 412B, 412C, and claws 418 . The top surface portion 412A has a rectangular shape, and has mutually opposite sides 1412B and 1412C and mutually opposite sides 1412D and 1412E. The side parts 412B and 412C extend downward from the sides 1412B and 1412C of the top part 412A, respectively. The claw 418 extends downward from the side 1412D. The claw 418 positions the metal cover 412 when fixing the metal cover 412 to the wiring board 413 , and is formed in a small protrusion shape or by bending a part of a metal plate. The claw 418 may also have a hook shape.

在配线板413的上面413A上,安装有多个电子部件416A。电子部件416A为高频用半导体、芯片线圈等芯片部件,也可以是产生电磁噪音或者容易受到周围的电磁噪音的影响的部件。A plurality of electronic components 416A are mounted on an upper surface 413A of the wiring board 413 . The electronic component 416A is a chip component such as a high-frequency semiconductor or a chip coil, and may be a component that generates electromagnetic noise or is easily affected by surrounding electromagnetic noise.

在配线板413的上面413A与下面413B上形成有配线图形和/或焊料抗蚀剂。在配线板414的上面414A与下面414B上设有配线图形和/或焊料抗蚀剂。电子部件416A具有通过钎焊连接于配线板413的上面413A的外部电极部。A wiring pattern and/or a solder resist are formed on the upper surface 413A and the lower surface 413B of the wiring board 413 . Wiring patterns and/or solder resists are provided on the upper surface 414A and the lower surface 414B of the wiring board 414 . Electronic component 416A has an external electrode portion connected to upper surface 413A of wiring board 413 by soldering.

配线板414经由粘接层415在配线板413的端部413C固定于上面413A。即,在配线板413的端部413C在上面413A设有粘接层415,在粘接层415上固定有配线板414。配线板454经由粘接层455在配线板413的端部413C的相反侧的端部413D上固定于上面413A。即,在配线板413的端部413D在上面413A设有粘接层455,在粘接层455上固定有配线板454。The wiring board 414 is fixed to the upper surface 413A at an end portion 413C of the wiring board 413 via an adhesive layer 415 . That is, an adhesive layer 415 is provided on an upper surface 413A of an end portion 413C of the wiring board 413 , and the wiring board 414 is fixed to the adhesive layer 415 . The wiring board 454 is fixed to the upper surface 413A at the end 413D opposite to the end 413C of the wiring board 413 via the adhesive layer 455 . That is, an adhesive layer 455 is provided on the upper surface 413A at the end portion 413D of the wiring board 413 , and the wiring board 454 is fixed to the adhesive layer 455 .

在配线板453的上面453A上,安装有多个电子部件416B。电子部件416B为高频用半导体、芯片线圈等芯片部件,也可以是产生电磁噪音或者容易受到周围的电磁噪音的影响的部件。On the upper surface 453A of the wiring board 453, a plurality of electronic components 416B are mounted. The electronic component 416B is a chip component such as a high-frequency semiconductor or a chip coil, and may be a component that generates electromagnetic noise or is easily affected by surrounding electromagnetic noise.

配线板453的上面453A与下面453B上设有配线图形和/或焊料抗蚀剂。配线板414的上面414A与下面414B上设有配线图形和/或焊料抗蚀剂。配线板464的上面464A与下面464B上设有配线图形和/或焊料抗蚀剂。电子部件416B具有通过钎焊连接于配线板453的上面453A的外部电极部。配线板413、414、453、464为印刷配线板,但也可以是其他的配线板。A wiring pattern and/or a solder resist are provided on the upper surface 453A and the lower surface 453B of the wiring board 453 . Wiring patterns and/or solder resists are provided on the upper surface 414A and the lower surface 414B of the wiring board 414 . Wiring patterns and/or solder resists are provided on the upper surface 464A and the lower surface 464B of the wiring board 464 . Electronic component 416B has external electrode portions connected to upper surface 453A of wiring board 453 by soldering. The wiring boards 413, 414, 453, and 464 are printed wiring boards, but may be other wiring boards.

配线板464经由粘接层465在配线板453的端部453C固定于上面453A。即,在配线板453的端部453C在上面453A设有粘接层465,在粘接层465上固定有配线板464。配线板474经由粘接层475在配线板453的端部453C的相反侧的端部453D上固定于上面453A。即,在配线板453的端部453D在上面453A设有粘接层475,在粘接层475上固定有配线板474。配线板414、454、464、474互相平行地延伸。Wiring board 464 is fixed to upper surface 453A at end 453C of wiring board 453 via adhesive layer 465 . That is, an adhesive layer 465 is provided on the upper surface 453A at the end portion 453C of the wiring board 453 , and the wiring board 464 is fixed to the adhesive layer 465 . Wiring board 474 is fixed to upper surface 453A at end 453D on the opposite side to end 453C of wiring board 453 via adhesive layer 475 . That is, an adhesive layer 475 is provided on the upper surface 453A at the end portion 453D of the wiring board 453 , and the wiring board 474 is fixed to the adhesive layer 475 . The wiring boards 414, 454, 464, 474 extend parallel to each other.

在配线板464的上面464A上设有粘接层485。在配线板474的上面474A上层叠有粘接层495。在配线板413的端部413C的下面413B上设有粘接层485。在配线板413的端部413D的下面413B上层叠有粘接层495。配线板413、453之间可以通过分别形成于粘接层485、495的通孔420E、420F,形成于配线板464、474的电极,和形成于粘接层465、475的通孔电连接。An adhesive layer 485 is provided on the upper surface 464A of the wiring board 464 . An adhesive layer 495 is laminated on the upper surface 474A of the wiring board 474 . An adhesive layer 485 is provided on the lower surface 413B of the end portion 413C of the wiring board 413 . An adhesive layer 495 is laminated on the lower surface 413B of the end portion 413D of the wiring board 413 . The through holes 420E, 420F formed in the adhesive layers 485, 495, the electrodes formed in the wiring boards 464, 474, and the through holes formed in the adhesive layers 465, 475 can pass between the wiring boards 413, 453. connect.

图10A是电子部件封装体411的立体图。金属盖412的顶面部412A位于配线板414的上面414A上与配线板454的上面454A上,覆盖配线板413的上面413A与电子部件416A。金属盖412的侧面部412B、412C延伸到配线板453,包围电子部件416B。FIG. 10A is a perspective view of the electronic component package 411 . Top surface 412A of metal cover 412 is located on upper surface 414A of wiring board 414 and upper surface 454A of wiring board 454 , and covers upper surface 413A of wiring board 413 and electronic components 416A. The side parts 412B and 412C of the metal cover 412 extend to the wiring board 453 and surround the electronic component 416B.

图10B是电子部件封装体411的仰视立体图。在配线板453的下面453B上设有多个电极419D。构成为电极419D连接于母板,电子部件封装体411安装于母板。电极419D为Land Grid Array(LGA)或者Fine PitchLGA(FLGA)。另外根据用途,电极419D也可以是Ball Grid Array(BGA)和/或Fine Pitch BGA(FBGA)。电极419D可以由形成于配线板453的下面453B的铜箔和/或焊料抗蚀剂形成,将电子部件封装体411的安装密度提高。FIG. 10B is a bottom perspective view of the electronic component package 411 . A plurality of electrodes 419D are provided on the lower surface 453B of the wiring board 453 . The electrodes 419D are connected to the motherboard, and the electronic component package 411 is mounted on the motherboard. The electrode 419D is Land Grid Array (LGA) or Fine PitchLGA (FLGA). In addition, according to the application, the electrode 419D can also be Ball Grid Array (BGA) and/or Fine Pitch BGA (FBGA). The electrodes 419D may be formed of copper foil and/or solder resist formed on the lower surface 453B of the wiring board 453 to increase the mounting density of the electronic component package 411 .

接下来,对电子部件封装体411的制造方法进行说明。图11与图12是表示电子部件封装体411的制造方法的立体图。Next, a method of manufacturing electronic component package 411 will be described. 11 and 12 are perspective views illustrating a method of manufacturing the electronic component package 411 .

与图3所示的电子部件封装体111同样,将具有通孔的粘接层415与配线板414层叠。将具有通孔的粘接层455与配线板454层叠。然后,通过模具、冲压机等工具将粘接层415、455层叠于配线板413。这样,通过具有通孔的粘接层415、455固定配线板413、414、454。在配线板414、454的上面414A、454A上分别设有电极432A、432B。配线板413的上面413A具有从粘接层415、455露出而能够安装电子部件416A的有效面积421。在配线板413的上面413A的有效面积421上安装电子部件416A。通过在配线板413的互相相反侧的端部413C、413D上经由粘接层415、455固定配线板414、454,能够增大有效面积421,能够高密度地安装电子部件416A直到快要到达粘接层415、455和/或配线板414、454。Like the electronic component package 111 shown in FIG. 3 , an adhesive layer 415 having through holes is laminated on a wiring board 414 . An adhesive layer 455 having through holes is laminated on the wiring board 454 . Then, the adhesive layers 415 and 455 are laminated on the wiring board 413 by tools such as a die and a press machine. In this way, the wiring boards 413, 414, 454 are fixed via the adhesive layers 415, 455 having through holes. Electrodes 432A, 432B are provided on upper surfaces 414A, 454A of wiring boards 414, 454, respectively. The upper surface 413A of the wiring board 413 has an effective area 421 exposed from the adhesive layers 415 and 455 so that the electronic component 416A can be mounted. Electronic component 416A is mounted on effective area 421 of upper surface 413A of wiring board 413 . By fixing the wiring boards 414, 454 via the adhesive layers 415, 455 to the opposite ends 413C, 413D of the wiring board 413, the effective area 421 can be increased, and the electronic components 416A can be mounted at a high density until reaching Adhesive layers 415 , 455 and/or wiring boards 414 , 454 .

通过扩大有效面积421,能够扩大钎焊膏向配线板413的上面413A的印刷面积,能够降低钎焊膏的厚度不均,能够提高钎焊膏的印刷精度。结果,提高了工艺性,抑制了电子部件封装体411的生产成本。在分割线411A将层叠起来的配线板413、414、454与粘接层415、455切断。By enlarging the effective area 421, the printing area of the solder paste on the upper surface 413A of the wiring board 413 can be enlarged, the thickness unevenness of the solder paste can be reduced, and the printing accuracy of the solder paste can be improved. As a result, manufacturability is improved, and the production cost of the electronic component package 411 is suppressed. The laminated wiring boards 413 , 414 , 454 and adhesive layers 415 , 455 are cut at the dividing line 411A.

将具有通孔的粘接层465与配线板464层叠。将具有通孔的粘接层475与配线板474层叠。然后,通过模具、冲压机等工具将粘接层465、475层叠于配线板453。这样,通过具有通孔的粘接层465、475固定配线板453、464、474。在形成于粘接层485、495的孔中填充导电膏而形成通孔420E、420F。将具有通孔420E的粘接层485层叠于配线板464的上面464A。将具有通孔420F的粘接层495层叠于配线板474的上面474A。通孔420E、420F分别在粘接层485、495上面485A、495A上露出。配线板453的上面453A具有从粘接层465、475露出而能够安装电子部件416B的有效面积421A。在配线板453的上面453A的有效面积421A上安装电子部件416B。通过在配线板453的互相相反侧的端部453C、453D上经由粘接层465、475固定配线板464、474,能够增大有效面积421A,能够高密度地安装电子部件416B直到快要到达粘接层465、475和/或配线板464、474。通过使配线板414、454、464、474比配线板413、453小,能够增大配线板413、453的上面413A、453A的有效面积421、421A。An adhesive layer 465 having through holes is laminated on the wiring board 464 . An adhesive layer 475 having through holes is laminated on the wiring board 474 . Then, the adhesive layers 465 and 475 are laminated on the wiring board 453 using tools such as a die and a press machine. In this way, the wiring boards 453, 464, 474 are fixed via the adhesive layers 465, 475 having through holes. The holes formed in the adhesive layers 485 and 495 are filled with conductive paste to form the via holes 420E and 420F. An adhesive layer 485 having a through hole 420E is laminated on the upper surface 464A of the wiring board 464 . An adhesive layer 495 having a through hole 420F is laminated on the upper surface 474A of the wiring board 474 . Via holes 420E, 420F are exposed on upper surfaces 485A, 495A of adhesive layers 485, 495, respectively. The upper surface 453A of the wiring board 453 has an effective area 421A exposed from the adhesive layers 465 and 475 so that the electronic component 416B can be mounted. The electronic component 416B is mounted on the effective area 421A of the upper surface 453A of the wiring board 453 . By fixing the wiring boards 464, 474 via the adhesive layers 465, 475 to the opposite ends 453C, 453D of the wiring board 453, the effective area 421A can be increased, and the electronic components 416B can be mounted at a high density until reaching Adhesive layers 465 , 475 and/or wiring boards 464 , 474 . By making wiring boards 414, 454, 464, 474 smaller than wiring boards 413, 453, effective areas 421, 421A of upper surfaces 413A, 453A of wiring boards 413, 453 can be increased.

另外,也可以在配线板464的上面464A与下面464B上分别固定粘接层485、粘接层465,在配线板474的上面474A与下面474B上分别固定粘接层495、粘接层475。然后,将粘接层465、475层叠于配线板453的上面453A。In addition, the adhesive layer 485 and the adhesive layer 465 may be respectively fixed on the upper surface 464A and the lower surface 464B of the wiring board 464, and the adhesive layer 495 and the adhesive layer may be respectively fixed on the upper surface 474A and the lower surface 474B of the wiring board 474. 475. Then, adhesive layers 465 and 475 are laminated on upper surface 453A of wiring board 453 .

通过扩大有效面积421A,能够扩大钎焊膏向配线板453的上面453A的印刷面积,能够降低钎焊膏的厚度不均,能够提高钎焊膏的印刷精度。结果,提高了工艺性,抑制了电子部件封装体411的生产成本。在分割线411B将层叠起来的配线板453、464、474与粘接层465、475、485、495切断。By enlarging the effective area 421A, it is possible to enlarge the printing area of the solder paste on the upper surface 453A of the wiring board 453 , to reduce uneven thickness of the solder paste, and to improve the printing accuracy of the solder paste. As a result, manufacturability is improved, and the production cost of the electronic component package 411 is suppressed. The laminated wiring boards 453 , 464 , 474 and adhesive layers 465 , 475 , 485 , 495 are cut at the dividing line 411B.

然后,经由分别具有通孔420E、420F的粘接层485、495在配线板413的下面413B上层叠配线板464、474。粘接层415具有上面415A和其相反侧的下面415B。粘接层455具有上面455A和其相反侧的下面455B。下面415B、455B位于配线板413的上面413A。上面415A、455A分别位于配线板414、454的下面414B、454B。粘接层465具有上面465A和其相反侧的下面465B。粘接层475具有上面475A和其相反侧的下面475B。上面465A、475A分别位于配线板464、474的下面464B、474B。下面465B、475B位于配线板453的上面453A。粘接层485具有上面485A和其相反侧的下面485B。粘接层495具有上面495A和其相反侧的下面495B。下面485B、495B分别位于配线板464、474的上面464A、474A。上面485A、495A位于配线板413的下面413B。Then, wiring boards 464 , 474 are laminated on lower surface 413B of wiring board 413 via adhesive layers 485 , 495 having through holes 420E, 420F, respectively. The adhesive layer 415 has an upper surface 415A and a lower surface 415B on the opposite side. The adhesive layer 455 has an upper surface 455A and a lower surface 455B on the opposite side. The lower surfaces 415B and 455B are located on the upper surface 413A of the wiring board 413 . Upper surfaces 415A, 455A are located on lower surfaces 414B, 454B of wiring boards 414, 454, respectively. The adhesive layer 465 has an upper surface 465A and a lower surface 465B on the opposite side. The adhesive layer 475 has an upper surface 475A and a lower surface 475B on the opposite side. Upper surfaces 465A, 475A are located on lower surfaces 464B, 474B of wiring boards 464, 474, respectively. The lower surfaces 465B and 475B are located on the upper surface 453A of the wiring board 453 . The adhesive layer 485 has an upper surface 485A and a lower surface 485B on the opposite side. The adhesive layer 495 has an upper surface 495A and a lower surface 495B on the opposite side. Lower faces 485B, 495B are located on upper faces 464A, 474A of wiring boards 464, 474, respectively. Upper surfaces 485A, 495A are located on lower surface 413B of wiring board 413 .

图12是被分割后的配线板413、414、453、454、464、474与粘接层415、455、465、475、485、495的立体图。层叠起来的配线板413、414、453、454、464、474与粘接层415、455、465、475、485、495可以沿着分割线411A、411B通过由铣刀等的机械的方法切断。另外,也可以通过沿着分割线411A、411B预先形成于配线板413、414、453、454、464、474的切缝和/或V槽和/或机械加工线,分割层叠起来的配线板413、414、453、454、464、474与粘接层415、455、465、475、485、495。Fig. 12 is a perspective view of divided wiring boards 413, 414, 453, 454, 464, 474 and adhesive layers 415, 455, 465, 475, 485, 495. The laminated wiring boards 413, 414, 453, 454, 464, 474 and adhesive layers 415, 455, 465, 475, 485, 495 can be mechanically cut along the dividing lines 411A, 411B with a milling cutter or the like. . In addition, the laminated wiring may be divided by slits and/or V-grooves and/or machining lines previously formed in the wiring boards 413, 414, 453, 454, 464, and 474 along the dividing lines 411A and 411B. Plates 413 , 414 , 453 , 454 , 464 , 474 and adhesive layers 415 , 455 , 465 , 475 , 485 , 495 .

另外,通过在分割配线板413、414、453、454、464、474与粘接层415、455、465、475、485、495之前在配线板413、453的上面413A、453A上安装电子部件416A、416B,能够抑制安装成本。即使在将配线板413、453折起而分割时,配线板414、454、464、474保持配线板413、453的刚性,所以能够使得在配线板413、453的切断时在电子部件416A、416B难以产生不需要的应力。通过上述的方法,能够稳定制造能够可靠地屏蔽电子部件416A、416B的电子部件封装体411。In addition, by mounting electronics on the upper surfaces 413A, 453A of the wiring boards 413, 453 before dividing the wiring boards 413, 414, 453, 454, 464, 474 and adhesive layers 415, 455, 465, 475, 485, 495, Components 416A, 416B can suppress installation cost. Even when the wiring boards 413, 453 are folded and divided, the wiring boards 414, 454, 464, 474 maintain the rigidity of the wiring boards 413, 453, so that the electronic Parts 416A, 416B are less prone to unwanted stress. By the method described above, the electronic component package 411 capable of reliably shielding the electronic components 416A and 416B can be manufactured stably.

粘接层415、455、465、475、485、495由与图1A所示的实施方式1中的粘接层115、155相同的材料构成,并且具有相同的形状和/或厚度,具有相同的效果。The adhesive layers 415, 455, 465, 475, 485, and 495 are made of the same material as the adhesive layers 115, 155 in Embodiment 1 shown in FIG. 1A, and have the same shape and/or thickness, and have the same Effect.

另外,通过对粘接层415、455、465、475、485、495和/或配线板413、414、453、454、464、474使用FR4级和/或FR5级的可靠性较高的构件,能够提高电子部件封装体411的可靠性。In addition, by using FR4 and/or FR5 highly reliable components for the adhesive layers 415, 455, 465, 475, 485, 495 and/or the wiring boards 413, 414, 453, 454, 464, and 474 , the reliability of the electronic component package 411 can be improved.

另外,通过对粘接层415、455、465、475、485、495和/或配线板413、414、453、454、464、474使用FR4级和/或FR5级的可靠性较高的构件,能够提高电子部件封装体411的可靠性。In addition, by using FR4 and/or FR5 highly reliable components for the adhesive layers 415, 455, 465, 475, 485, 495 and/or the wiring boards 413, 414, 453, 454, 464, and 474 , the reliability of the electronic component package 411 can be improved.

在配线板413、453的大小为10mm×10mm以下时,通过图9所示的构造能够确保电子部件封装体411的强度。在配线板413、453的大小超过10mm×10mm时,也可以在上面413A上的粘接层415、455之间的中央设置与粘接层415、455相同构造的另外的粘接层,在该粘接层层上设置与配线板414、454相同构造的另外的配线板。该配线板的上面触接于金属盖412的顶面部412A。由此,能够提高电子部件封装体411的厚度方向上的强度。另外,通过由钎焊、粘接剂等将该配线板与金属盖412固定,能够提高电子部件封装体411的刚性。When the size of the wiring boards 413 and 453 is 10 mm×10 mm or less, the strength of the electronic component package 411 can be ensured by the structure shown in FIG. 9 . When the size of the wiring boards 413, 453 exceeds 10 mm x 10 mm, another adhesive layer having the same structure as the adhesive layers 415, 455 may be provided in the center between the adhesive layers 415, 455 on the upper surface 413A. Another wiring board having the same structure as the wiring boards 414 and 454 is provided on this adhesive layer. The upper surface of the wiring board is in contact with the top surface portion 412A of the metal cover 412 . Thereby, the strength in the thickness direction of the electronic component package 411 can be improved. In addition, by fixing the wiring board and the metal cover 412 with soldering, an adhesive, or the like, the rigidity of the electronic component package 411 can be increased.

金属盖412优选由厚度0.1mm以上1.0mm以下的金属板形成。在厚度小于0.1mm时,具有在处理时变形的可能性。另外如果厚度大于1.0mm,则金属板的加工变难,重量变大。通过金属盖412,除了屏蔽效果,还能够得到散热效果和/或热传播效果。此时,也可以将金属盖412的形状设为散热片形状,或者将散热用的散热片安装于金属盖412。The metal cover 412 is preferably formed of a metal plate with a thickness of not less than 0.1 mm and not more than 1.0 mm. When the thickness is less than 0.1 mm, there is a possibility of deformation during handling. On the other hand, if the thickness exceeds 1.0 mm, the processing of the metal plate will become difficult and the weight will increase. Through the metal cover 412, in addition to the shielding effect, a heat dissipation effect and/or a heat spreading effect can also be obtained. At this time, the shape of the metal cover 412 may be a heat sink shape, or a heat sink for heat dissipation may be attached to the metal cover 412 .

另外此时,通过由热传导率较高的构件形成通孔420A、420B,能够向金属盖412发送配线板413、453和/或电子部件416A、416B的热量而有效地对电子部件416A、416B散热。In addition, at this time, by forming the through holes 420A, 420B with a member with high thermal conductivity, the heat of the wiring boards 413, 453 and/or the electronic components 416A, 416B can be transmitted to the metal cover 412, thereby effectively cooling the electronic components 416A, 416B. Heat dissipation.

另外通过对金属盖412的至少一部分进行电镀,能够防止金属部分的变色。另外通过进行镀镍、镀锡等,能够通过焊锡坚固地将金属盖412连接于配线板414、454。In addition, by plating at least a part of the metal cover 412, discoloration of the metal part can be prevented. In addition, by performing nickel plating, tin plating, or the like, the metal cover 412 can be firmly connected to the wiring boards 414 and 454 by soldering.

在电子部件封装体411中,配线板414、454分别经由粘接层415、455固定于配线板413,在配线板414、454上固定有金属盖412。金属盖412不触接于安装在配线板413的上面413A上的电子部件416A地与其分离。由此,向金属盖412传递的外力不向电子部件416A传递,所以不会在电子部件416A上产生应力,能够得到小型且可靠性较高的电子部件封装体411。另外,电子部件416A的高度或者高度的不均不会给金属盖412的高度417C和/或电子部件封装体411的高度带来影响。In electronic component package 411 , wiring boards 414 , 454 are fixed to wiring board 413 via adhesive layers 415 , 455 , respectively, and metal cover 412 is fixed to wiring boards 414 , 454 . The metal cover 412 is separated from the electronic component 416A mounted on the upper surface 413A of the wiring board 413 without being in contact therewith. Thereby, the external force transmitted to the metal cover 412 is not transmitted to the electronic component 416A, so that no stress is generated on the electronic component 416A, and a compact and highly reliable electronic component package 411 can be obtained. In addition, the height of the electronic component 416A or the uneven height does not affect the height 417C of the metal cover 412 and/or the height of the electronic component package 411 .

(实施方式4)(Embodiment 4)

图13A是实施方式4中的电子部件封装体311的分解立体图。图13B是图13A所示的电子部件封装体311的线13B-13B线上的剖视图。FIG. 13A is an exploded perspective view of an electronic component package 311 in Embodiment 4. FIG. FIG. 13B is a cross-sectional view taken along the line 13B-13B of the electronic component package 311 shown in FIG. 13A .

在配线板313的上面313A上,安装有半导体、芯片部件等的多个电子部件316。On the upper surface 313A of the wiring board 313, a plurality of electronic components 316 such as semiconductors and chip components are mounted.

在配线板313的上面313A与下面313B上设有配线图形和/或焊料抗蚀剂。在配线板314的上面314A与下面314B上设有配线图形和/或焊料抗蚀剂。在配线板354的上面354A与下面354B上设有配线图形和/或焊料抗蚀剂。电子部件316具有通过钎焊连接于配线板313的上面313A的外部电极部。配线板313、314、354为印刷配线板,但也可以是其他的配线板。A wiring pattern and/or a solder resist are provided on the upper surface 313A and the lower surface 313B of the wiring board 313 . Wiring patterns and/or solder resists are provided on the upper surface 314A and the lower surface 314B of the wiring board 314 . Wiring patterns and/or solder resists are provided on the upper surface 354A and the lower surface 354B of the wiring board 354 . Electronic component 316 has external electrode portions connected to upper surface 313A of wiring board 313 by soldering. The wiring boards 313, 314, and 354 are printed wiring boards, but may be other wiring boards.

配线板314经由粘接层315在配线板313的端部313C固定于上面313A。即,在配线板313的端部313C在上面313A设有粘接层315,在粘接层315上固定有配线板314。配线板354经由粘接层355在配线板313的端部313C的相反侧的端部313D上固定于上面313A。即,在配线板313的端部313D在上面313A设有粘接层355,在粘接层355上固定有配线板354。配线板314、354互相平行地延伸。Wiring board 314 is fixed to upper surface 313A at end portion 313C of wiring board 313 via adhesive layer 315 . That is, an adhesive layer 315 is provided on the upper surface 313A at the end portion 313C of the wiring board 313 , and the wiring board 314 is fixed to the adhesive layer 315 . Wiring board 354 is fixed to upper surface 313A at end 313D on the opposite side to end 313C of wiring board 313 via adhesive layer 355 . That is, an adhesive layer 355 is provided on the upper surface 313A at the end portion 313D of the wiring board 313 , and the wiring board 354 is fixed to the adhesive layer 355 . The wiring boards 314, 354 extend parallel to each other.

多个电子部件316中的至少一部分通过由填充于配线板314、354之间的树脂构成的填充层312覆盖。通过由填充层312覆盖电子部件316,能够提高电子部件316的长期的可靠性。At least a part of the plurality of electronic components 316 is covered with a filled layer 312 made of resin filled between the wiring boards 314 and 354 . By covering electronic component 316 with filling layer 312 , long-term reliability of electronic component 316 can be improved.

填充层312从配线板313的上面313A起的高度优选为配线板314的上面314A从配线板313的上面313A起的高度以下。由此,在处理时难以在填充层312上产生伤痕,能够在厚度方向上堆叠电子部件封装体311。另外,通过该构造,通过配线板314、354封闭液体状的树脂,由此能够使该由树脂构成的填充层312的厚度均匀,能够减薄填充层312,所以能够降低电子部件封装体311的成本。The height of filling layer 312 from upper surface 313A of wiring board 313 is preferably equal to or less than the height of upper surface 314A of wiring board 314 from upper surface 313A of wiring board 313 . Thereby, scratches are less likely to be generated on the filling layer 312 during handling, and the electronic component packages 311 can be stacked in the thickness direction. In addition, with this structure, the liquid resin is sealed by the wiring boards 314 and 354, thereby making the thickness of the filling layer 312 made of resin uniform and making the filling layer 312 thinner, so that the electronic component package 311 can be reduced in size. the cost of.

这样,电子部件封装体311为能够由填充层312保护多个半导体等电子部件316的小型的Chip Size/Scale Package(CSP)。In this way, the electronic component package 311 is a small Chip Size/Scale Package (CSP) in which a plurality of electronic components 316 such as semiconductors can be protected by the filling layer 312 .

图14是电子部件封装体311的仰视立体图。在配线板313的下面313B上设有多个电极318B。构成为电极318B连接于母板,电子部件封装体311安装于母板。图14所示的多个电极318B为Land Grid Array(LGA)或者Fine Pitch LGA(FLGA)。另外根据用途,多个电极318B也可以是Ball Grid Array(BGA)和/或Fine Pitch BGA(FBGA)。电极318B可以由形成于配线板313的下面313B的铜箔和/或焊料抗蚀剂形成,将电子部件封装体311的安装密度提高。FIG. 14 is a bottom perspective view of the electronic component package 311 . A plurality of electrodes 318B are provided on the lower surface 313B of the wiring board 313 . The electrodes 318B are connected to the motherboard, and the electronic component package 311 is mounted on the motherboard. The plurality of electrodes 318B shown in FIG. 14 are Land Grid Array (LGA) or Fine Pitch LGA (FLGA). In addition, according to the application, the plurality of electrodes 318B can also be Ball Grid Array (BGA) and/or Fine Pitch BGA (FBGA). The electrodes 318B may be formed of copper foil and/or solder resist formed on the lower surface 313B of the wiring board 313 to increase the mounting density of the electronic component package 311 .

通过将配线板314、354设置得比配线板313小,能够增大配线板313的上面313A中能够安装电子部件316的面积。By providing wiring boards 314 and 354 smaller than wiring board 313 , it is possible to increase the area where electronic component 316 can be mounted on upper surface 313A of wiring board 313 .

在配线板313、314、354由玻璃环氧树脂形成时,填充层312主要含有环氧树脂,由此能够使配线板313、314、354与填充层312的热膨胀系数匹配(一致)。由此,即使在配线板313较薄时,例如在配线板313为具有0.6mm以下优选为0.4mm以下的厚度的4层多层配线板时,配线板313也不会弯曲,能够防止电子部件封装体311的弯曲(翘曲,反り)。When wiring boards 313 , 314 , 354 are made of glass epoxy resin, filling layer 312 mainly contains epoxy resin, thereby matching (matching) thermal expansion coefficients of wiring boards 313 , 314 , 354 and filling layer 312 . Therefore, even when the wiring board 313 is thin, for example, when the wiring board 313 is a four-layer multilayer wiring board having a thickness of 0.6 mm or less, preferably 0.4 mm or less, the wiring board 313 does not bend, The electronic component package 311 can be prevented from being bent (warped, reversed).

接下来,对电子部件封装体311的制造方法进行说明。图15至图18、图20、图21是表示电子部件封装体311的制造方法的立体图。Next, a method for manufacturing the electronic component package 311 will be described. 15 to 18 , FIG. 20 , and FIG. 21 are perspective views showing a method of manufacturing the electronic component package 311 .

如图15所示,在形成于粘接层315、355的孔中填充导电膏而形成通孔319A、319B。将具有通孔319A的粘接层315与配线板314层叠,将具有通孔319B的粘接层355与配线板354层叠。然后,通过模具、冲压机等工具将粘接层315、355层叠于配线板313。这样,通过分别具有通孔319A、319B的粘接层315、355将配线板314、354固定于配线板313。特别,在粘接层315、355不是较硬的固体时,这样将粘接层315、355预先粘贴于配线板313。通过将粘接层315、355预先固定于配线板314、354,能够容易地处理粘接层315、355。粘接层315具有上面315A和其相反侧的下面315B。粘接层355具有上面355A和其相反侧的下面355B。下面315B、355B位于配线板313的上面313A。上面315A、355A分别位于配线板314、354的下面314B、354B。As shown in FIG. 15 , conductive paste is filled in the holes formed in the adhesive layers 315 and 355 to form through holes 319A and 319B. The adhesive layer 315 having the through hole 319A is laminated on the wiring board 314 , and the adhesive layer 355 having the through hole 319B is laminated on the wiring board 354 . Then, the adhesive layers 315 and 355 are laminated on the wiring board 313 by tools such as a die and a press machine. In this way, the wiring boards 314, 354 are fixed to the wiring board 313 via the adhesive layers 315, 355 having the through holes 319A, 319B, respectively. In particular, when the adhesive layers 315, 355 are not relatively hard solids, the adhesive layers 315, 355 are pasted on the wiring board 313 in advance in this way. By fixing the adhesive layers 315, 355 to the wiring boards 314, 354 in advance, the adhesive layers 315, 355 can be handled easily. The adhesive layer 315 has an upper surface 315A and a lower surface 315B on the opposite side. The adhesive layer 355 has an upper surface 355A and a lower surface 355B on the opposite side. The lower surfaces 315B and 355B are located on the upper surface 313A of the wiring board 313 . Upper surfaces 315A, 355A are located on lower surfaces 314B, 354B of wiring boards 314, 354, respectively.

在配线板313的上面313A上形成有多个电极318A。在配线板314的下面314B上形成有电极331A。在配线板354的下面354B上形成有电极331B。通孔319A将配线板313的电极318A与配线板314的电极331A连接。通孔319B将配线板313的电极318A与配线板354的电极331B连接。A plurality of electrodes 318A are formed on an upper surface 313A of the wiring board 313 . An electrode 331A is formed on the lower surface 314B of the wiring board 314 . Electrode 331B is formed on lower surface 354B of wiring board 354 . The through hole 319A connects the electrode 318A of the wiring board 313 and the electrode 331A of the wiring board 314 . The through hole 319B connects the electrode 318A of the wiring board 313 and the electrode 331B of the wiring board 354 .

也可以将配线板314、354通过具有通孔319A、319B的粘接层315、355同时固定于配线板313。通过这样,能够削减工时。Wiring boards 314 and 354 may be simultaneously fixed to wiring board 313 via adhesive layers 315 and 355 having through holes 319A and 319B. By doing so, man-hours can be reduced.

图16是层叠起来的配线板313、314、354与粘接层315、355的立体图。配线板313的上面313A具有从粘接层315、355露出而能够安装电子部件316的有效面积320。在配线板313的上面313A的有效面积320上安装电子部件316。通过在配线板313的互相相反侧的端部313C、313D上经由粘接层315、355固定配线板314、354,能够增大有效面积320,能够高密度地安装电子部件316直到快要到达粘接层315、355和/或配线板314、354。FIG. 16 is a perspective view of laminated wiring boards 313, 314, 354 and adhesive layers 315, 355. FIG. Upper surface 313A of wiring board 313 has effective area 320 exposed from adhesive layers 315 and 355 and electronic component 316 can be mounted on. Electronic components 316 are mounted on effective area 320 of upper surface 313A of wiring board 313 . By fixing the wiring boards 314, 354 via the adhesive layers 315, 355 to the ends 313C, 313D on opposite sides of the wiring board 313, the effective area 320 can be increased, and the electronic components 316 can be mounted at a high density until reaching the end. Adhesive layers 315 , 355 and/or wiring boards 314 , 354 .

通过扩大有效面积320,能够扩大钎焊膏向配线板313的上面313A的印刷面积,能够降低钎焊膏的厚度不均,能够提高钎焊膏的印刷精度。结果,提高了工艺性,抑制了电子部件封装体311的生产成本。By enlarging the effective area 320, the printing area of the solder paste on the upper surface 313A of the wiring board 313 can be enlarged, the thickness unevenness of the solder paste can be reduced, and the printing accuracy of the solder paste can be improved. As a result, manufacturability is improved, and the production cost of the electronic component package 311 is suppressed.

也可以在配线板314、354的上面314A、354A上分别设置电极332A、332B。通过将电极332A、332B连接于母板,能够将配线板313的上面313A朝向该母板地将电子部件封装体311安装于该母板。Electrodes 332A, 332B may be provided on upper surfaces 314A, 354A of wiring boards 314, 354, respectively. By connecting the electrodes 332A and 332B to the motherboard, the electronic component package 311 can be mounted on the motherboard so that the upper surface 313A of the wiring board 313 faces the motherboard.

如图17所示,在配线板313的上面313A上的有效面积320上安装多个电子部件316。然后,通过填充层312覆盖电子部件316的至少一部分。As shown in FIG. 17 , a plurality of electronic components 316 are mounted on the effective area 320 on the upper surface 313A of the wiring board 313 . Then, at least a portion of the electronic component 316 is covered by the filling layer 312 .

图18表示用于形成填充层312的壁部321。在壁部321上形成有切口322。如图18所示,在配线板313、314、354上固定壁部321。壁部321能够从配线板313、314、354卸下并且能够再利用,能够有效地形成填充层312。配线板313的上面313A上的有效面积320由配线板314、354、粘接层315、355与壁部321整体包围。向由这些构件包围的配线板313的上面313A上的有效面积320中注入成为填充层312的填充材料。FIG. 18 shows the wall portion 321 for forming the filling layer 312 . A cutout 322 is formed in the wall portion 321 . As shown in FIG. 18 , the wall portion 321 is fixed to the wiring boards 313 , 314 , and 354 . The wall portion 321 can be detached from the wiring boards 313 , 314 , and 354 and can be reused, so that the filling layer 312 can be efficiently formed. Effective area 320 on upper surface 313A of wiring board 313 is entirely surrounded by wiring boards 314 , 354 , adhesive layers 315 , 355 , and wall portion 321 . A filling material to be the filling layer 312 is injected into the effective area 320 on the upper surface 313A of the wiring board 313 surrounded by these members.

图19A与图19B是在有效面积320中注入有填充材料323的配线板313的剖视图。填充材料323由固化前的例如硅树脂(シリコン樹脂)、环氧树脂等液体状的树脂构成。填充材料323的粘度在速度梯度(ズリ速度)1/秒以上100/秒的范围内优选为1泊以上1000泊以下。小于1泊的低粘度的填充材料323价格高。大于1000泊的高粘度的填充材料323难以将卷入填充材料323的内部的气泡排出。另外在测定粘度时的速度梯度小于1/秒时,难以产生剪切应力(ずり応力),所以粘度测定较难。在速度梯度大于100/秒时,需要由高速旋转时的旋转稳定的高价的粘度计测定粘度。19A and 19B are cross-sectional views of wiring board 313 in which filling material 323 is injected into effective area 320 . The filler 323 is made of liquid resin such as silicone resin or epoxy resin before curing. The viscosity of the filler 323 is preferably 1 poise to 1000 poise in the range of a velocity gradient (zuri velocity) of 1/sec to 100/sec. Filling material 323 with a low viscosity of less than 1 poise is expensive. It is difficult for a high-viscosity filler 323 exceeding 1000 poise to expel air bubbles entangled in the filler 323 . In addition, when the velocity gradient at the time of viscosity measurement is less than 1/second, it is difficult to generate shear stress (ずり応force), so viscosity measurement is difficult. When the velocity gradient exceeds 100/sec, it is necessary to measure the viscosity with an expensive viscometer that is stable in rotation at high speed.

图19A表示填充于由壁部321和/或配线板314、354包围的有效面积320的大量的填充材料323。在这样填充材料323比配线板314、354的上面314A、354A向上鼓出时,填充材料323的表面容易损伤,给电子部件封装体311的低高度化带来影响。进而,具有填充材料323从配线板314、354向外部溢出的可能性,具有污染电子部件封装体311的外周部和/或形成于配线板313的下面313B的电极318B的可能性。FIG. 19A shows a large amount of filling material 323 filling the effective area 320 surrounded by the wall portion 321 and/or the wiring boards 314 , 354 . When the filling material 323 bulges upward from the upper surfaces 314A, 354A of the wiring boards 314 , 354 , the surface of the filling material 323 is easily damaged, which affects the reduction of the height of the electronic component package 311 . Furthermore, filler 323 may overflow from wiring boards 314 and 354 to the outside, and may contaminate the outer peripheral portion of electronic component package 311 and/or electrode 318B formed on lower surface 313B of wiring board 313 .

形成于壁部321的切口322的底322A距上面313A的高度H301比配线板314、354的上面314A、354A距上面313A的高度H302低。由此,能够从切口322将多余的填充材料323从有效面积320向外部放出,如图19B所示,能够使填充材料323距上面313A的高度比配线板314、354距上面313A的高度低,能够防止填充材料323从配线板314、354溢出。由此,能够如图14所示,在配线板314、354的上面314A、354A上分别形成电极332A、332B。由此,能够容易地填充填充材料323,能够自动通过机械进行填充材料323的填充和/或固化。The height H301 of the bottom 322A of the cutout 322 formed in the wall portion 321 from the upper surface 313A is lower than the height H302 of the upper surfaces 314A, 354A of the wiring boards 314 , 354 from the upper surface 313A. As a result, excess filler material 323 can be released from the effective area 320 to the outside through the cutout 322, and as shown in FIG. , it is possible to prevent the filling material 323 from overflowing from the wiring boards 314 and 354 . Accordingly, as shown in FIG. 14 , electrodes 332A and 332B can be formed on upper surfaces 314A and 354A of wiring boards 314 and 354 , respectively. Thereby, the filling material 323 can be filled easily, and the filling and/or curing of the filling material 323 can be performed automatically by a machine.

图20表示使填充材料323固化而得的填充层312。另外在图20中,将壁部321卸下了。通过在分割线311A将层叠起来的配线板313、314、354与粘接层315、355切断,能够一起生产多个电子部件封装体311。FIG. 20 shows the filling layer 312 obtained by curing the filling material 323 . In addition, in FIG. 20, the wall part 321 is removed. By cutting the laminated wiring boards 313, 314, 354 and adhesive layers 315, 355 at the dividing line 311A, a plurality of electronic component packages 311 can be produced together.

图21是被分割后的配线板313、314、354、粘接层315、355与填充层312的立体图。配线板313、314、354、粘接层315、355与填充层312可以通过由铣刀等进行的机械的方法切断。另外,也可以通过沿着分割线311A预先形成于配线板313、314、354的切缝和/或V槽和/或机械加工线,分割层叠起来的配线板313、314、354与粘接层315、355。FIG. 21 is a perspective view of divided wiring boards 313 , 314 , 354 , adhesive layers 315 , 355 , and filling layer 312 . The wiring boards 313, 314, 354, the adhesive layers 315, 355, and the filling layer 312 can be cut mechanically with a milling cutter or the like. In addition, the laminated wiring boards 313, 314, 354 and bonding boards 313, 314, 354 may be divided by slits and/or V-grooves and/or machining lines previously formed on the wiring boards 313, 314, 354 along the dividing line 311A. Connect layers 315,355.

粘接层315、355由与图1A所示的实施方式1中的粘接层115、155相同的材料构成并且具有相同的厚度和/或形状,具有相同的效果。The adhesive layers 315 and 355 are made of the same material and have the same thickness and/or shape as the adhesive layers 115 and 155 in Embodiment 1 shown in FIG. 1A , and have the same effect.

另外,通过对粘接层315、355和/或配线板313、314、354使用FR4级和/或FR5级的可靠性较高的构件,能够提高电子部件封装体311的可靠性。In addition, the reliability of the electronic component package 311 can be improved by using members with high reliability of FR4 class and/or FR5 class for the adhesive layers 315 , 355 and/or the wiring boards 313 , 314 , 354 .

另外填充材料323(填充层312)主要含有环氧树脂和/或硅树脂等树脂,由此提高了填充层312的可靠性。另外为了增大填充层312的强度,填充材料323也可以含有玻璃和/或氧化硅、氧化铝等无机填料。填充材料323也可以含有氢氧化铝等难以燃烧的材料,由此能够使填充层312难以燃烧。氢氧化铝Al(OH)3为白色粉末的结晶且到大约200℃的温度为止都很稳定。如果为该温度以上的温度,则产生结晶水的离解反应,氢氧化铝分解为66%的Al2O3和34%的水,在该反应时能够得到较大的吸热效果,使填充层312难以燃烧。In addition, the filling material 323 (filling layer 312 ) mainly contains resin such as epoxy resin and/or silicone resin, thereby improving the reliability of the filling layer 312 . In addition, in order to increase the strength of the filling layer 312, the filling material 323 may also contain glass and/or inorganic fillers such as silicon oxide and aluminum oxide. The filling material 323 may contain a non-combustible material such as aluminum hydroxide, thereby making the filling layer 312 difficult to burn. Aluminum hydroxide Al(OH) 3 is a crystal of white powder and is stable up to a temperature of about 200°C. If the temperature is above this temperature, a dissociation reaction of crystal water will occur, and aluminum hydroxide will be decomposed into 66% Al2O3 and 34% water. During this reaction, a large endothermic effect can be obtained, making the filled layer 312 is difficult to burn.

也可以通过镀镍层等导体膜覆盖电子部件封装体311的表面,由此进行电子部件封装体的屏蔽。The electronic component package may be shielded by covering the surface of the electronic component package 311 with a conductive film such as a nickel plating layer.

在上述的实施方式中,“上面”“下面”“在下方”等表示方向的用语仅表示依存于配线板和/或粘接层等电子部件封装体的结构部件的位置的相对的方向,不表示上下反向等绝对的方向。In the above-mentioned embodiments, terms indicating directions such as "above", "below", and "below" only indicate relative directions depending on the positions of structural components of electronic component packages such as wiring boards and/or adhesive layers. Absolute directions such as up-down and reverse are not indicated.

在该电子部件封装体中,即使在金属盖上产生应力也不会在电子部件上产生不需要的应力,所以作为难以受到噪音的影响的小型的电子设备而有用。In this electronic component package, even if stress is generated on the metal cover, unnecessary stress is not generated on the electronic component, so it is useful as a small electronic device that is less affected by noise.

Claims (17)

1. electronic component package wherein, comprising:
The 1st distributing board;
The 1st electronic unit, it is installed on described the 1st distributing board top;
The 1st adhesive linkage is on it is arranged on above described the 1st distributing board described;
The 2nd distributing board, it is arranged on described the 1st adhesive linkage top, and is littler than described the 1st distributing board; With
Crown cap, it covers above described the 1st distributing board described, described the 2nd distributing board and described the 1st electronic unit.
2. electronic component package as claimed in claim 1, wherein:
Also comprise:
The 2nd adhesive linkage is on it is arranged on above described the 1st distributing board described; With
The 3rd distributing board, it is arranged on described the 2nd adhesive linkage top,
Described the 1st distributing board has the 1st end and the 2nd end of mutual opposition side,
Described the 1st adhesive linkage and described the 2nd adhesive linkage are arranged at described the 1st end and described the 2nd end of described the 1st distributing board respectively,
Described crown cap covers above described the 1st distributing board described, described the 2nd distributing board, described electronic unit and described the 3rd distributing board.
3. electronic component package as claimed in claim 1, wherein, described crown cap has:
Top part, it touches above described the 2nd distributing board, has the 1st limit and the 2nd limit of mutual opposition side;
The 1st side surface part, extend downwards on its described the 1st limit from described top part, has the following height of total height of described the 1st distributing board, described the 1st adhesive linkage and described the 2nd distributing board; With
The 2nd side surface part, extend downwards on its described the 2nd limit from described top part, has the following height of total height of described the 1st distributing board, described the 1st adhesive linkage and described the 2nd distributing board.
4. electronic component package as claimed in claim 1, wherein, described the 1st adhesive linkage has the through hole that described the 1st distributing board is electrically connected with described the 2nd distributing board.
5. electronic component package as claimed in claim 1, wherein, described the 1st adhesive linkage contains thermosetting resin and inorganic filler, and having thickness is the chip shape of 30 μ m~300 μ m.
6. electronic component package as claimed in claim 1, wherein:
Also comprise:
The 2nd adhesive linkage is on it is arranged on above described the 1st distributing board described;
The 3rd distributing board, it is arranged on described the 2nd adhesive linkage top;
The 2nd electronic unit, it was installed on described the 1st distributing board following;
The 3rd adhesive linkage is on it is arranged on below described the 1st distributing board described; With
Described the 4th distributing board, it was arranged on described the 3rd adhesive linkage following;
Described crown cap covers above described the 1st distributing board described, described the 2nd distributing board, described the 1st electronic unit and described the 3rd distributing board.
7. electronic component package as claimed in claim 6, wherein:
Also comprise:
The 4th adhesive linkage is on it is arranged on below described the 1st distributing board described; With
Described the 5th distributing board, it was arranged on described the 4th adhesive linkage following;
Described the 1st distributing board has the 1st end and the 2nd end of mutual opposition side;
Described the 1st adhesive linkage and described the 3rd adhesive linkage are arranged at described the 1st end of described the 1st distributing board;
Described the 2nd adhesive linkage and described the 4th adhesive linkage are arranged at described the 2nd end of described the 1st distributing board.
8. electronic component package as claimed in claim 1, wherein:
Also comprise:
The 2nd adhesive linkage is on it is arranged on above described the 1st distributing board described;
The 3rd distributing board, it is arranged on described the 2nd adhesive linkage top;
The 3rd adhesive linkage is on it is arranged on below described the 1st distributing board described;
The 4th distributing board, it was arranged on described the 3rd adhesive linkage following;
The 4th adhesive linkage, it was arranged on described the 1st distributing board following;
The 5th distributing board, it was arranged on described the 4th adhesive linkage following;
The 5th adhesive linkage, it was arranged on described the 5th distributing board following;
The 6th adhesive linkage, it was arranged on described the 6th distributing board following;
The 7th distributing board, it is arranged on described the 5th adhesive linkage following go up and on described the 6th adhesive linkage following; With
The 2nd electronic unit, its be installed in described the 7th distributing board above,
Described crown cap covers above described the 1st distributing board described, described the 2nd distributing board, described the 1st electronic unit and described the 3rd distributing board.
9. electronic component package wherein, comprising:
The 1st distributing board;
The 1st adhesive linkage, it is arranged on described the 1st distributing board top;
The 2nd distributing board, it is arranged on described the 1st adhesive linkage top;
The 2nd adhesive linkage is on it is arranged on above described the 1st distributing board described;
The 3rd distributing board, it is arranged on described the 2nd adhesive linkage top;
Electronic unit, its between described the 2nd distributing board and described the 3rd distributing board, be installed in above described the 1st distributing board described on; With
Packed layer, it covers above at least a portion of described electronic unit and described the 1st distributing board described between described the 2nd distributing board and described the 3rd distributing board.
10. electronic component package as claimed in claim 9, wherein,
Described the 1st distributing board has the 1st end and the 2nd end of mutual opposition side;
Described the 2nd distributing board and described the 3rd distributing board are arranged at described the 1st end and described the 2nd end of described the 1st distributing board respectively.
11. electronic component package as claimed in claim 9, wherein, the thickness of described packed layer is below the aggregate thickness of described the 2nd distributing board and described the 1st adhesive linkage.
12. electronic component package as claimed in claim 9, wherein, described packed layer mainly contains resin.
13. electronic component package as claimed in claim 9, wherein, described the 1st adhesive linkage has the through hole that described the 1st distributing board is electrically connected with described the 2nd distributing board.
14. electronic component package as claimed in claim 9, wherein, described the 1st adhesive linkage contains thermosetting resin and inorganic filler, and having thickness is the chip shape of 30 μ m~300 μ m.
15. the manufacture method of an electronic component package wherein, comprising:
Fix the step of 2nd distributing board littler on the 1st distributing board than described the 1st distributing board via the 1st adhesive linkage;
The step of the 1st electronic unit is installed on described the 1st distributing board described; With
With crown cap cover above described the 1st distributing board described, the step of described the 2nd distributing board and described electronic unit.
16. the manufacture method of electronic component package as claimed in claim 15 wherein, also comprises:
Fix the step of 4th distributing board littler on below described the 1st distributing board than described the 1st distributing board via the 3rd adhesive linkage; With
The step of the 2nd electronic unit is installed on below described the 1st distributing board described.
17. the manufacture method of an electronic component package wherein, comprising:
The step of fixing the 2nd distributing board via the 1st adhesive linkage that is arranged on described the 1st distributing board top;
The step of fixing the 3rd distributing board via the 2nd adhesive linkage on described the 1st distributing board described;
Between described the 2nd distributing board and described the 3rd distributing board, the step of electronic unit being installed on described the 1st distributing board described; With
Between described the 2nd distributing board and described the 3rd distributing board, inject packing material, the step of the described top packed layer of at least a portion of the described electronic unit of formation covering and described the 1st distributing board.
CN2008801079761A 2007-09-21 2008-09-05 Electronic component package and manufacturing method thereof Expired - Fee Related CN101803477B (en)

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
JP244835/2007 2007-09-21
JP2007244836 2007-09-21
JP244836/2007 2007-09-21
JP2007244835 2007-09-21
JP244837/2007 2007-09-21
JP2007244837 2007-09-21
PCT/JP2008/002457 WO2009037807A1 (en) 2007-09-21 2008-09-05 Electronic component package and method for producing the same

Publications (2)

Publication Number Publication Date
CN101803477A true CN101803477A (en) 2010-08-11
CN101803477B CN101803477B (en) 2011-11-16

Family

ID=40467636

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2008801079761A Expired - Fee Related CN101803477B (en) 2007-09-21 2008-09-05 Electronic component package and manufacturing method thereof

Country Status (4)

Country Link
JP (1) JP5234001B2 (en)
CN (1) CN101803477B (en)
TW (1) TW200921867A (en)
WO (1) WO2009037807A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104718804B (en) * 2012-10-03 2018-10-23 新电元工业株式会社 Electronic equipment
US12193149B2 (en) 2020-12-23 2025-01-07 Intel Corporation Trace routable radiation shield

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04171683A (en) * 1990-11-06 1992-06-18 Taiyo Yuden Co Ltd External connecting terminal with linear terminal lead, hybrid integrated circuit device with it, and manufacture thereof
JP2904449B2 (en) * 1991-04-11 1999-06-14 株式会社東芝 Mounting structure in electronic equipment
JP2734424B2 (en) * 1995-08-16 1998-03-30 日本電気株式会社 Semiconductor device
JPH10112517A (en) * 1996-10-03 1998-04-28 Ngk Spark Plug Co Ltd Electronic component storage package
JPH1167947A (en) * 1997-08-20 1999-03-09 Sony Corp Surface mounting method for hybrid integrated circuit device, hybrid integrated circuit device, and mounted body of hybrid integrated circuit device
JP2001148595A (en) * 1999-11-19 2001-05-29 Murata Mfg Co Ltd Electronic device with shield case
JP2005236256A (en) * 2003-09-12 2005-09-02 Matsushita Electric Ind Co Ltd Connector sheet and wiring board, and manufacturing method of connector sheet and wiring board
JP2006040870A (en) * 2004-02-20 2006-02-09 Matsushita Electric Ind Co Ltd Connection member, mounting body, and manufacturing method thereof
JP2007066936A (en) * 2005-08-29 2007-03-15 Matsushita Electric Ind Co Ltd High frequency module and manufacturing method thereof
US7135644B1 (en) * 2006-02-01 2006-11-14 International Business Machines Corporation Permeable conductive shield having a laminated structure

Also Published As

Publication number Publication date
WO2009037807A1 (en) 2009-03-26
JP5234001B2 (en) 2013-07-10
CN101803477B (en) 2011-11-16
TW200921867A (en) 2009-05-16
JPWO2009037807A1 (en) 2011-01-06

Similar Documents

Publication Publication Date Title
CN110875259B (en) Semiconductor device
JP4805901B2 (en) Semiconductor package
CN101290914B (en) Semiconductor device and method for manufacturing the same
US8013443B2 (en) Electronic carrier board and package structure thereof
TWI778236B (en) semiconductor device
US20240194615A1 (en) Integrated shield package and method
JP5127315B2 (en) Built-in module
KR100826988B1 (en) Printed Circuit Boards and Flip Chip Packages Using the Same
KR102432860B1 (en) Semiconductor package
US20090184404A1 (en) Electromagnetic shilding structure and manufacture method for multi-chip package module
CN101228625B (en) Semiconductor package with plated connection
CN101803477B (en) Electronic component package and manufacturing method thereof
CN103227164A (en) Semiconductor package structure and manufacturing method thereof
KR101101550B1 (en) Solder Ball and Semiconductor Package
US20130249087A1 (en) Electronic component and manufacture method thereof
CN120432448A (en) IC packaging structure and packaging method
KR20050001930A (en) Hidensity chip scale package and the manufacturing method thereof
CN107845610A (en) Board structure and preparation method thereof
CN117594535A (en) Flexible pad spacers for three-dimensional integrated circuit packaging
CN107785332A (en) Semiconductor structure
CN121171992A (en) Chip packaging structure, electronic devices and fabrication methods
US20140027160A1 (en) Printed circuit board and fabricating method thereof
JP5069879B2 (en) Circuit equipment
CN118302856A (en) Multilayer package substrate with stepped substrate traces
CN118398566A (en) Packaging structure, manufacturing method of packaging structure and electronic equipment

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20111116

Termination date: 20140905

EXPY Termination of patent right or utility model