[go: up one dir, main page]

CN101414551B - Reduction of etch-rate drift in hdp processes - Google Patents

Reduction of etch-rate drift in hdp processes Download PDF

Info

Publication number
CN101414551B
CN101414551B CN2008102156432A CN200810215643A CN101414551B CN 101414551 B CN101414551 B CN 101414551B CN 2008102156432 A CN2008102156432 A CN 2008102156432A CN 200810215643 A CN200810215643 A CN 200810215643A CN 101414551 B CN101414551 B CN 101414551B
Authority
CN
China
Prior art keywords
gas
processing chamber
flow
precursor
plasma
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2008102156432A
Other languages
Chinese (zh)
Other versions
CN101414551A (en
Inventor
王安川
李永S
麦诺基·韦列卡
贾森·托马斯·布洛金
权今和
赫门特·P·芒吉卡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Applied Materials Inc
Original Assignee
Applied Materials Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US12/204,503 external-priority patent/US7867921B2/en
Application filed by Applied Materials Inc filed Critical Applied Materials Inc
Publication of CN101414551A publication Critical patent/CN101414551A/en
Application granted granted Critical
Publication of CN101414551B publication Critical patent/CN101414551B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Chemical Vapour Deposition (AREA)
  • Formation Of Insulating Films (AREA)

Abstract

本发明涉及高密度等离子体工艺中蚀刻速率偏移的减小。本发明提供通过向处理腔室提供时效前驱物气流来时效处理腔室。通过施加至少7500W的源功率,而由所述时效前驱物形成高密度等离子体,其中在所述处理腔室的顶部分配有大于70%的源功率。利用所述高密度等离子体沉积在一个点处具有至少

Figure D2008102156432A0001183509QIETU
的厚度的所述时效层。向处理腔室中顺序传递多个衬底中的每个衬底以在所述多个衬底的每个衬底上执行包括蚀刻的工艺。在顺序传递衬底之间清洁所述处理腔室。

The present invention relates to the reduction of etch rate excursions in high density plasma processes. The present invention provides for aging a processing chamber by providing a gas flow of an aging precursor to the processing chamber. A high density plasma is formed from the aged precursor by applying a source power of at least 7500W, wherein greater than 70% of the source power is distributed at the top of the processing chamber. Utilizing said high density plasma deposition at one point having at least

Figure D2008102156432A0001183509QIETU
The thickness of the aging layer. Each of the plurality of substrates is delivered sequentially into a processing chamber to perform a process including etching on each of the plurality of substrates. The processing chamber is cleaned between sequential transfers of substrates.

Description

高密度等离子体工艺中蚀刻速率偏移的减小Reduction of Etch Rate Shift in High Density Plasma Processes

相关申请的交义引用Cross references to related applications

本申请是Anchuan Wang等人在2007年9月7日提交的美国专利申请No.60/970,884的非临时专利申请,发明名称为“INTEGRATED PROCESSMODULATION”,并要求享有该美国专利申请的申请日的优先权。在此引入其全部内容作为参考。This application is a non-provisional patent application of U.S. Patent Application No. 60/970,884 filed on September 7, 2007 by Anchuan Wang et al., entitled "INTEGRATED PROCESSMODULATION", and claims priority on the filing date of this U.S. patent application right. Its entire contents are hereby incorporated by reference.

本申请还涉及Anchuan Wang等人同时提交的、共同转让的美国专利申请No.12/204,523,发明名称为“IMPURITY CONTROL IN HDP-CVDDEP/ETCH/DEP PROCESS”,以及涉及Anchuan Wang等人在2007年6月4日提交的“GAPFILL EXTENSION OF HDP-CVD INTEGRATED PROCESSMODULATION SIO2PROCESS”,在此引入两者每个的全部内容作为参考。This application is also related to the concurrently assigned and commonly assigned U.S. Patent Application No. 12/204,523 by Anchuan Wang et al., entitled "IMPURITY CONTROL IN HDP-CVDDEP/ETCH/DEP PROCESS", and related to Anchuan Wang et al. in 2007 "GAPFILL EXTENSION OF HDP-CVD INTEGRATED PROCESS MODULATION SIO 2 PROCESS", submitted on June 4, the entire content of each is hereby incorporated by reference.

技术领域technical field

本发明涉及高密度等离子体工艺。The present invention relates to high density plasma technology.

背景技术Background technique

在半导体技术发展中面临的持久性挑战之一是需要在衬底上增加电路元件的密度和互连,而在电路元件之间不会引入寄生相互作用(spuriousinteractions)。典型地通过提供采用电绝缘材料填充的间隙和沟槽以使元件物理上且电学上隔离,来防止不必要的相互作用。随着电路密度增加,然而,这些间隙的宽度减小,这增加了间隙的孔径比,并使填充间隙而不留下空洞更加困难。在间隙没有被完全填充时形成空洞是不期望的,因为它们可以诸如通过捕获在绝缘材料内的杂质,而对已完成的器件的操作产生不利影响。One of the persistent challenges faced in the development of semiconductor technology is the need to increase the density and interconnection of circuit elements on a substrate without introducing spurious interactions between circuit elements. Undesirable interactions are typically prevented by providing gaps and trenches filled with an electrically insulating material to physically and electrically isolate the elements. As circuit density increases, however, the width of these gaps decreases, which increases the aperture ratio of the gaps and makes it more difficult to fill the gaps without leaving voids. Formation of voids when the gap is not completely filled is undesirable because they can adversely affect the operation of the completed device, such as by trapping impurities within the insulating material.

在该间隙填充应用中采用的普通技术是化学气相沉积(“CVD”)技术。常规热CVD工艺向衬底表面提供反应气体,在该衬底表面上发生热诱导化学反应来生成所需膜。等离子体增强CVD(“PECVD”)技术通过向接近衬底表面的反应区施加射频(“RF”)能量,来促使反应气体的激发和/或离解,从而产生等离子体。等离子体中的物种的高反应性减少发生化学反应所需的能量,因而与常规的热CVD工艺相比,降低该CVD工艺所需的温度。利用高密度等离子体(“HDP”)CVD技术可以进一步发挥这些优势,其中致密等离子体在低真空压力下形成,因此等离子体物种甚至更具反应性。虽然这些技术每个都广义地落入在统称的“CVD技术”中,但它们中的每个都具有使它们更加适合或不太适合某些特定应用的特征。A common technique employed in this gapfill application is the chemical vapor deposition ("CVD") technique. Conventional thermal CVD processes provide reactive gases to the substrate surface where thermally induced chemical reactions occur to form the desired film. Plasma-enhanced CVD ("PECVD") techniques generate a plasma by applying radio frequency ("RF") energy to a reaction zone near a substrate surface to induce excitation and/or dissociation of reactive gases. The high reactivity of the species in the plasma reduces the energy required for chemical reactions to occur, thus lowering the temperature required for the CVD process compared to conventional thermal CVD processes. These advantages can be further exploited using High Density Plasma ("HDP") CVD techniques, where dense plasmas are formed at low vacuum pressures so that the plasma species are even more reactive. While each of these techniques falls broadly under the general term "CVD techniques," each of them has characteristics that make them more or less suitable for certain applications.

HDP-CVD系统形成等离子体,该等离子体比标准、电容耦合等离子体CVD系统的密度大至少约2个数量级。HDP-CVD系统的实例包括电感耦合等离子体系统和电子回旋共振(ECR)等离子体系统,以及其他系统。HDP-CVD系统一般在比低密度等离子体系统更低的压力下操作。在HDP-CVD系统中使用的低腔室压力提供具有长平均自由程和减小的角分布的激活物种(activespecies)。这些因素,连同等离子体密度,有助于来自等离子体的相当大的成分到达紧密地分隔开的间隙的甚至最深部分,并且与在低密度等离子体CVD系统中所沉积的膜相比,提供具有改进的间隙填充能力的膜。HDP-CVD systems form plasmas that are at least about 2 orders of magnitude denser than standard, capacitively coupled plasma CVD systems. Examples of HDP-CVD systems include inductively coupled plasma systems and electron cyclotron resonance (ECR) plasma systems, among others. HDP-CVD systems generally operate at lower pressures than low density plasma systems. The low chamber pressures used in HDP-CVD systems provide active species with long mean free paths and reduced angular distributions. These factors, together with the plasma density, help a considerable fraction of the plasma to reach even the deepest parts of the closely spaced gaps and provide a Films with Improved Gap Fill Capability.

允许利用HDP-CVD技术所沉积的膜具有改进的间隙填充特征的另一因素是促使通过高密度等离子体溅射同时沉积膜。HDP沉积工艺的溅射成分减慢在诸如凸起表面的拐角的某些特征图形上的沉积,从而导致HDP沉积膜的间隙填充能力的增加。一些HDP-CVDF系统引入氩或类似重惰性气体,以进一步促进溅射效果。这些HDP-CVD系统典型地利用衬底支撑基座内的电极,该电极能够形成电场从而朝衬底偏置等离子体。在整个HDP沉积工艺中能够施加电场,以进一步促进溅射并为已知膜提供更好的间隙填充特征。Another factor that allows films deposited using HDP-CVD techniques to have improved gap-fill characteristics is the simultaneous deposition of films by high-density plasma sputtering. The sputtering component of the HDP deposition process slows deposition on certain features such as the corners of raised surfaces, resulting in an increase in the gap-fill capability of the HDP deposited film. Some HDP-CVDF systems introduce argon or a similar heavy inert gas to further enhance the sputtering effect. These HDP-CVD systems typically utilize electrodes within a substrate support pedestal that are capable of creating an electric field to bias the plasma toward the substrate. An electric field can be applied throughout the HDP deposition process to further facilitate sputtering and provide better gap-fill characteristics for known films.

开始认为由于同时沉积/溅射的特点,因此HDP-CVD可以填充几乎在任何应用中产生的间隙或沟槽。然而,半导体厂商已经发现对HDP-CVD工艺能够填充的间隙的孔径比存在实际限制。例如,普通用于沉积氧化硅间隙填充膜的一个HDP-CVD工艺由包括硅烷SiH4、氧分子O2和氩Ar的工艺气体形成等离子体。已经报道当该工艺用于填充某些窄-宽度高孔径比间隙时,由工艺气体中的氩引起的溅射可以妨碍间隙填充效果。具体而言,已经报道由工艺中的氩所溅射的物质以比在正在填充的间隙的侧壁的下部更快的速率再沉积在正在填充的间隙的侧壁的上部上。反过来,如果在间隙被完全填充之前再生长的上部区域接合,则可以导致在间隙中形成空洞。It was initially thought that due to the nature of simultaneous deposition/sputtering, HDP-CVD could fill gaps or trenches created in almost any application. However, semiconductor manufacturers have discovered that there is a practical limit to the aperture ratio of the gaps that the HDP-CVD process can fill. For example, one HDP-CVD process commonly used to deposit silicon oxide gap-fill films forms a plasma from process gases including silane SiH4 , molecular oxygen O2, and argon Ar. It has been reported that when the process is used to fill certain narrow-width high-aspect ratio gaps, sputtering caused by argon in the process gas can hinder the gap-fill effect. In particular, it has been reported that species sputtered by in-process argon redeposit at a faster rate on the upper portion of the sidewall of the gap being filled than on the lower portion of the sidewall of the gap being filled. Conversely, if the upper region of regrowth engages before the gap is completely filled, it can cause a void to form in the gap.

图1给出在沉积的不同阶段氧化硅膜的示意剖面图,以说明一些CVD工艺中相关的可能间隙填充限制。以稍微放大的形式示出间隙填充问题以更好地说明该问题。图1的顶部示出初始结构104,其中间隙120由具有水平表面122的两个相邻特征图案124和128限定,以及被标示为132的在间隙底部的水平表面。如结构108中所示,即,图中从顶部数第二部分,常规的HDP-CVD氧化硅沉积工艺导致在间隙120底部的水平表面132上以及在特征图案124和128上方的水平表面122上的直接沉积。然而,由于随着氧化硅膜生长从氧化硅膜溅射出的材料的再组合还导致在间隙120的侧壁140上的间接沉积(被称为“再沉积”)。在某些小宽度、高孔径比应用中,氧化硅膜的不断生长导致在侧壁140的上部的形成物136,该形成物136以超过膜在侧壁下部横向生长的生长速率朝彼此生长。在结构108和112中示出了这个趋势,并且在结构116中的最终结果是在膜内形成空洞144。形成空洞的可能性与再沉积的速率和特征非常直接相关。Figure 1 presents schematic cross-sectional views of silicon oxide films at different stages of deposition to illustrate possible gapfill limitations associated with some CVD processes. The gap fill problem is shown in slightly enlarged form to better illustrate the problem. The top of FIG. 1 shows the initial structure 104 with a gap 120 defined by two adjacent features 124 and 128 having a horizontal surface 122 , and a horizontal surface at the bottom of the gap labeled 132 . As shown in structure 108, i.e., the second portion from the top of the figure, a conventional HDP-CVD silicon oxide deposition process results in a direct deposition. However, indirect deposition (referred to as “re-deposition”) on the sidewall 140 of the gap 120 is also caused due to recombination of material sputtered from the silicon oxide film as the silicon oxide film grows. In certain small width, high aspect ratio applications, the continued growth of the silicon oxide film results in formations 136 on the upper portion of the sidewall 140 that grow toward each other at a growth rate that exceeds the lateral growth of the film on the lower portion of the sidewall. This trend is shown in structures 108 and 112, and the end result in structure 116 is the formation of voids 144 within the film. The probability of voiding is very directly related to the rate and character of redeposition.

因此,本领域中仍存在对改进间隙填充技术的一般需要。Accordingly, there remains a general need in the art for improved gap filling techniques.

发明内容Contents of the invention

本发明的实施方式提供在多个衬底上沉积膜的方法。在第一组实施方式中,通过向处理腔室提供时效前驱物(season precursor)气流对处理腔室进行时效处理。通过施加至少7500W的源功率,由时效前驱物形成高密度等离子体,其中在处理腔室的顶部分配有大于70%的源功率。利用高密度等离子体沉积在一个点处具有至少5000的厚度的时效层。向处理腔室中顺序传送多个衬底中的每个衬底以在多个衬底中的每个衬底上执行包括蚀刻的工艺。在顺序传送多个衬底中的每个衬底之间清洁处理腔室。Embodiments of the invention provide methods of depositing films on a plurality of substrates. In a first set of embodiments, the processing chamber is seasoned by providing a flow of a season precursor to the processing chamber. A high density plasma is formed from the aged precursor by applying a source power of at least 7500W, with greater than 70% of the source power distributed at the top of the processing chamber. Utilizes high density plasma deposition with at least 5000 at one point The thickness of the aging layer. Each of the plurality of substrates is transferred sequentially into the processing chamber to perform a process including etching on each of the plurality of substrates. The processing chamber is cleaned between sequential transfers of each of the plurality of substrates.

在不同实施方式中,至少5000的厚度可以包括至少7500的厚度或者可以包括至少10,000的厚度。时效前驱物气流可以提供为,诸如SiH4的含硅气流和诸如O2的含氧气流。含氧气体的流率可以小于含硅气体的流率,或者可以是含硅气体的流率的0.8倍以下。在一些例子中,附加提供与含硅气体和含氧气体不发生反应的气体气流,有时具有小于200sccm的流率。In various embodiments, at least 5000 The thickness can include at least 7500 thickness or may include at least 10,000 thickness of. The aging precursor gas flow may be provided as a silicon-containing gas flow such as SiH4 and an oxygen-containing gas flow such as O2 . The flow rate of the oxygen-containing gas may be less than the flow rate of the silicon-containing gas, or may be 0.8 times or less than the flow rate of the silicon-containing gas. In some instances, a gas flow that is non-reactive with the silicon-containing gas and the oxygen-containing gas is additionally provided, sometimes at a flow rate of less than 200 sccm.

在第二组实施方式中,对处理腔室进行时效处理,以及向处理腔室中顺序传送多个衬底中的每个衬底以在多个衬底中的每个衬底上执行包括蚀刻的工艺。通过执行处理腔室的局部清洁、然后加热处理腔室并然后完成处理腔室的清洁,而在顺序传送多个衬底中的每个衬底之间清洁处理腔室。In a second set of embodiments, the processing chamber is aged, and each of the plurality of substrates is sequentially transferred into the processing chamber to perform on each of the plurality of substrates, including etching craft. The processing chamber is cleaned between sequential transfers of each of the plurality of substrates by performing a partial cleaning of the processing chamber, then heating the processing chamber, and then completing cleaning of the processing chamber.

执行处理腔室的局部清洁和完成处理腔室的清洁各包括向处理腔室流入卤素前驱物,和由该卤素前驱物形成高密度等离子体。合适的卤素前驱物的一个实例是F2。可以执行超过清洁终点(endpoint ofthe clean)的75%的局部清洁。可以通过向处理腔室流入加热气体并且由加热气体形成高密度等离子体来加热处理腔室。加热气体的实例包括O2、Ar和He等。可以通过施加在顶源和侧源之间近似相等分配的源功率形成高密度等离子体。Performing a partial cleaning of the processing chamber and completing the cleaning of the processing chamber each include flowing a halogen precursor into the processing chamber and forming a high density plasma from the halogen precursor. An example of a suitable halogen precursor is F2 . A spot cleaning exceeding 75% of the endpoint of the clean can be performed. The processing chamber may be heated by flowing heating gas into the processing chamber and forming high-density plasma from the heating gas. Examples of heating gas include O 2 , Ar, He, and the like. A high-density plasma can be formed by applying source power that is approximately equally divided between the top and side sources.

通过参照说明书和附图的其余部分可以实现对本发明的特点和优点的进一步理解。A further understanding of the nature and advantages of the invention may be realized by referring to the remaining portions of the specification and drawings.

附图说明Description of drawings

图1给出说明在现有技术的间隙填充工艺期间空洞的形成的示意剖面图;Figure 1 presents a schematic cross-sectional view illustrating the formation of voids during a prior art gapfill process;

图2是包括多个浅沟槽隔离结构的局部完成的集成电路的简化剖面图;2 is a simplified cross-sectional view of a partially completed integrated circuit including a plurality of shallow trench isolation structures;

图3A和3B是分布示出结构中开口区域和密集堆积区域的间隙填充特征的示意图;Figures 3A and 3B are schematic diagrams illustrating the distribution of gap-filling features in open regions and densely packed regions in structures;

图4A是概述在本发明的实施方式中用于在衬底上沉积膜的流程图;Figure 4A is a flowchart outlining the process for depositing a film on a substrate in an embodiment of the invention;

图4B是概述可以与图4A的方法一起使用的特定沉积工艺的流程图,该特定沉积工艺中沉积步骤和蚀刻步骤交替出现;FIG. 4B is a flow diagram outlining a specific deposition process that may be used with the method of FIG. 4A in which deposition steps and etch steps alternate;

图4C是概述可以在某些实施方式中采用的作为图4A的方法的一部分的对处理腔室进行时效处理的方法的流程图;4C is a flowchart outlining a method of aging a processing chamber that may be employed in certain embodiments as part of the method of FIG. 4A;

图4D是概述可以在某些实施方式中采用的作为图4A的方法的一部分的清洁处理腔室的方法的流程图;Figure 4D is a flowchart outlining a method of cleaning a processing chamber that may be employed in certain embodiments as part of the method of Figure 4A;

图5A是可以实施本发明的方法的高密度等离子体化学气相沉积系统的一个实施方式的简化图;Figure 5A is a simplified diagram of one embodiment of a high density plasma chemical vapor deposition system that can implement the methods of the present invention;

图5B是可以结合图5A的示例性处理系统使用的气环的简化剖面图。5B is a simplified cross-sectional view of a gas ring that may be used with the exemplary processing system of FIG. 5A.

具体实施方式Detailed ways

本发明的实施方式涉及合并蚀刻步骤的在衬底上沉积膜的方法。在本发明的特定示例性应用中,提供利用高密度等离子体CVD工艺沉积氧化硅层以填充衬底表面中的间隙的方法。根据本发明的技术所沉积的氧化硅膜具有优异的间隙填充能力,并能够填充,例如,浅沟槽隔离(“STI”)结构中出现的间隙。因而通过本发明的方法所沉积的膜适合在制造多种集成电路中使用,包括在具有小于45nm数量级的特征尺寸的那些集成电路中使用。Embodiments of the invention relate to methods of depositing films on substrates incorporating an etching step. In a specific exemplary application of the present invention, a method of depositing a silicon oxide layer using a high density plasma CVD process to fill gaps in a substrate surface is provided. The silicon oxide film deposited according to the technique of the present invention has excellent gap-fill capability and is capable of filling, for example, gaps occurring in shallow trench isolation ("STI") structures. The films deposited by the method of the invention are thus suitable for use in the manufacture of a wide variety of integrated circuits, including those having feature sizes on the order of less than 45 nm.

发明人的一个发现,作为他们对该沉积方法研究的一部分,在于在该方法的蚀刻部分期间存在随着处理衬底越多,蚀刻速率越小的系统趋势。即使在每个衬底的工艺条件基本相同时,“蚀刻速率飘移(etch-rate drift)”也发生。One discovery of the inventors, as part of their research on this deposition method, is that during the etch portion of the method there is a systematic tendency for the etch rate to decrease as more substrate is processed. "Etch-rate drift" occurs even when the process conditions for each substrate are substantially the same.

图2示出可以根据本发明的实施方式填充的结构类型,图2给出局部完成的集成电路200的简化剖面图。在包括多个STI结构的衬底204上形成该集成电路,其中每个STI结构通常是通过在衬底204的表面上形成薄焊盘氧化层220,然后在焊盘氧化层220上形成氮化硅层216形成的。然后,利用标准光刻技术对氮化层和氧化层构图,并穿过在衬底204中的氮化物/氧化物叠层蚀刻沟槽224。图2示出集成电路,该集成电路可以包括具有晶体管或其他有源器件的相对密集堆积的区域208,并可以包括相对隔离的开口区域212。在开口区域212中的有源器件可以通过比在密集堆积的区域208中的分离(separation)大多于一个数量级的分离而彼此分离,但认为如在此所使用的“开口区域”是其中间隙的宽度为在“密集区域”中的间隙宽度的至少五倍的区域。Figure 2 illustrates the types of structures that may be populated according to embodiments of the present invention, and Figure 2 presents a simplified cross-sectional view of a partially completed integrated circuit 200 . The integrated circuit is formed on a substrate 204 comprising a plurality of STI structures, where each STI structure is typically formed by forming a thin pad oxide layer 220 on the surface of the substrate 204 and then forming a nitride oxide layer on the pad oxide layer 220. Silicon layer 216 is formed. The nitride and oxide layers are then patterned using standard photolithographic techniques, and trenches 224 are etched through the nitride/oxide stack in substrate 204 . FIG. 2 shows an integrated circuit that may include a relatively densely packed region 208 of transistors or other active devices, and may include a relatively isolated open region 212 . The active devices in the open area 212 may be separated from each other by more than an order of magnitude more separation than in the densely packed area 208, but an "open area" as used herein is considered to be a space in which there is a gap. A region whose width is at least five times the width of the gap in the "dense region".

本发明的实施方式提供利用具有较好间隙填充性质的沉积工艺使用诸如二氧化硅的电绝缘材料来填充沟槽224的方法。在一些例子中,在间隙填充工艺之前,在衬底上沉积初始衬垫层,作为原位蒸汽产生(“ISSG”)或其他热氧化层,或者可以为氮化硅层。在填充沟槽224之前沉积该衬垫的一个优点是提供适当的圆角,这可以有助于避免在所形成的晶体管中早期栅极击穿的所述影响。Embodiments of the present invention provide methods of filling trenches 224 with an electrically insulating material, such as silicon dioxide, using a deposition process with better gapfill properties. In some examples, prior to the gapfill process, an initial liner layer is deposited on the substrate as an in-situ steam generation ("ISSG") or other thermal oxide layer, or may be a silicon nitride layer. One advantage of depositing this liner before filling trenches 224 is to provide proper fillet, which can help avoid the described effects of early gate breakdown in the formed transistor.

如在此所使用的,高密度等离子体工艺是等离子体CVD工艺,包括同时沉积和溅射成分,并应用具有以1011ions/cm3或更大数量级的离子密度的等离子体。高密度等离子体的组合沉积和溅射特征的相对级别可以依赖于一些因素,如用于提供气体混合物的流率,为了维持等离子体所施加的源功率级别,施加给衬底的偏置功率等。这些因素的组合可以用“沉积/溅射比率”方便地量化,有时表示为D/S以定义该工艺的特征:As used herein, a high-density plasma process is a plasma CVD process that involves simultaneous deposition and sputtering of components and applies a plasma with an ion density on the order of 10 11 ions/cm 3 or greater. The relative levels of the combined deposition and sputtering characteristics of a high-density plasma can depend on factors such as the flow rate used to deliver the gas mixture, the source power level applied to maintain the plasma, the bias power applied to the substrate, etc. . The combination of these factors can be conveniently quantified by the "deposition/sputter ratio", sometimes expressed as D/S, to define the characteristics of the process:

Figure G2008102156432D00051
Figure G2008102156432D00051

该沉积/溅射比率随着沉积增加而增加,并随着溅射增加而减小。如D/S的定义中所使用的,“净沉积速率”指当沉积和溅射同时发生时测得的沉积速率。“无图案溅射速率(blanket sputtering rate)”是在无沉积气体的条件下执行工艺配方时测得的溅射速率;处理腔室内的压力被调整到沉积期间的压力,以及溅射速率在无图案热氧化物上测得。The deposition/sputtering ratio increases with increasing deposition and decreases with increasing sputtering. As used in the definition of D/S, "net deposition rate" refers to the deposition rate measured when deposition and sputtering occur simultaneously. The "blanket sputtering rate" is the sputtering rate measured when the process recipe is executed without deposition gas; the pressure in the process chamber is adjusted to the pressure during deposition, and the sputtering rate is Measured on patterned thermal oxide.

如本领域的技术人员所知,其他等效测量可以用于量化HDP工艺的相对沉积和溅射贡献(contribution)。常用的可选比率是“蚀刻/沉积比率”,Other equivalent measurements can be used to quantify the relative deposition and sputtering contributions of the HDP process, as known to those skilled in the art. A commonly used selectable ratio is the "etch/deposition ratio",

Figure G2008102156432D00061
Figure G2008102156432D00061

该“蚀刻/沉积比率”随着溅射增加而增加并随着沉积增加而减小。如在E/D的定义中使用的,“净沉积速率”再次指当沉积和溅射同时发生时测得的沉积速率。然而,“仅源沉积速率(source-only deposition rate)”指当工艺配方在没有溅射的情况下执行时测得的沉积速率。在此以术语D/S比率来描述本发明的实施方式。虽然D/S和E/D不是精确的倒数,但它们是反相关(inverselyrelated),并且本领域的技术人员将理解它们之间的转换。This "etch/deposition ratio" increases with increasing sputtering and decreases with increasing deposition. As used in the definition of E/D, "net deposition rate" again refers to the deposition rate measured when deposition and sputtering occur simultaneously. However, "source-only deposition rate" refers to the measured deposition rate when the process recipe is executed without sputtering. Embodiments of the invention are described herein in terms of D/S ratio. While D/S and E/D are not exact inverses, they are inversely related, and the conversion between them will be understood by those skilled in the art.

一般通过包括还可以起溅射剂的作用的前驱物气体气流,以及在一些例子中起溅射剂的作用的流动气体气流,获得对于HDP-CVD工艺中的已知步骤的所需D/S比率。由前驱物气体包含的元素反应以形成具有所需成分的膜。例如,为了沉积氧化硅膜,前驱物气体可以包括诸如硅烷SiH4的含硅气体,以及诸如氧分子O2的氧化气体反应物。通过包括具有所需掺杂剂的前驱物气体可以向膜添加掺杂剂,诸如通过包括SiF4气流以使膜氟化,包括PH3的气流以使膜磷化,包括B2H6的气流以使膜硼化,包括N2的气流以使膜氮化等。流动气体可以与H2气流或包括He气流的惰性气流,或者诸如Ne、Ar或Xe的甚至更重的惰性气流一起提供。通过不同流动气体提供的溅射级别直接与它们的原子质量(或在H2的情况中分子质量)相关,利用H2产生甚至比He更少的溅射。本发明的实施方式通常提供具有平均分子质量小于5amu的流动气体气流。这可以通过利用单个低质量气体,诸如基本上纯H2的气流或者基本上纯He的气流来获得。可选地,有时,气流可以由多种气体提供,诸如通过既提供H2气流又提供He气流,它们在HDP-CVD处理腔室中混合。可选地,有时气体可以预先混合从而H2/He的气流以混合态提供给处理腔室。还可以提供单独的较高质量气体气流,或者在预先混合物中包括较高质量气体,同时预先混合物的相对流率和/或浓度选择为维持小于5amu的平均分子质量。The desired D/S for the known steps in the HDP-CVD process is typically obtained by including a precursor gas flow that may also function as a sputtering agent, and in some instances a flowing gas flow that acts as a sputtering agent ratio. The elements contained by the precursor gases react to form a film with the desired composition. For example, to deposit a silicon oxide film, a precursor gas may include a silicon-containing gas such as silane SiH 4 , and an oxidizing gas reactant such as molecular oxygen O 2 . Dopants can be added to the film by including a precursor gas with the desired dopant, such as by including a gas flow of SiF to fluorinate the film, a gas flow of pH 3 to phosphate the film, a gas flow of B2H6 to boride the membrane, gas flow including N2 to nitride the membrane, etc. The flowing gas can be provided with a flow of H2 or an inert gas flow including a He flow, or an even heavier inert gas flow such as Ne, Ar or Xe. The level of sputtering provided by different flowing gases is directly related to their atomic mass (or molecular mass in the case of H2 ), with H2 producing even less sputtering than He. Embodiments of the invention generally provide a flowing gas stream having an average molecular mass of less than 5 amu. This can be achieved by utilizing a single low mass gas, such as a flow of substantially pure H2 or a flow of substantially pure He. Alternatively, gas flow can sometimes be provided by multiple gases, such as by providing both H2 and He gas flows, which are mixed in the HDP-CVD processing chamber. Alternatively, sometimes the gases can be premixed so that the H2 /He gas stream is provided to the processing chamber in a mixed state. It is also possible to provide a separate stream of the higher mass gas, or to include the higher mass gas in the premix, with the relative flow rates and/or concentrations of the premix selected to maintain an average molecular mass of less than 5 amu.

在高孔径比结构中,一般情况下,已经发现采用相对高流率的低质量流动气体,以与更传统采用诸如Ar的流动气体相比改善间隙填充能力。这被认为是通过利用He或H2作为流动气体所实现的再沉积减少的结果。但即使采用这种低质量流动气体,在沉积期间也存在拐角压边(comer clipping)的风险。参照图3A和3B可以理解该影响,图3A和3B示出分别对于在密集堆积区域中的间隙和对于在开口区域中的间隙,HDP工艺的溅射成分(component)的影响。In high aperture ratio structures, in general, relatively high flow rates of low mass flowing gases have been found to improve gap fill capability compared to more traditional use of flowing gases such as Ar. This is believed to be a result of the reduction in redeposition achieved by utilizing He or H2 as the flowing gas. But even with such low quality flowing gases, there is a risk of comer clipping during deposition. This effect can be understood with reference to FIGS. 3A and 3B , which illustrate the effect of the sputtering component of the HDP process for gaps in densely packed regions and for gaps in open regions, respectively.

具体地说,图3A中的间隙304是高孔径比间隙,具有利用HDP-CVD工艺所沉积的材料,该材料在水平表面上形成尖端(cust)结构308。当材料312响应沿路线316的等离子体离子的碰撞而从尖端308溅射时,发生再沉积。所溅射的材料312沿着路线320,到达间隙304的相对侧上的侧壁324。这种影响是对称的,因此当材料被溅射得远离间隙的左侧而到达右侧时,材料也被溅射得远离间隙的右侧而到达左侧。材料的再沉积保护不会过量溅射而导致拐角压边。Specifically, gap 304 in FIG. 3A is a high aspect ratio gap having material deposited using a HDP-CVD process that forms cust structures 308 on horizontal surfaces. Redeposition occurs when material 312 is sputtered from tip 308 in response to collisions of plasma ions along path 316 . The sputtered material 312 follows a path 320 to a sidewall 324 on the opposite side of the gap 304 . The effect is symmetrical so that when material is sputtered away from the left side of the gap to the right, material is also sputtered away from the right side of the gap to the left. Redeposition of material protects against excessive sputtering that can cause corner beading.

在开口区域中,如图3B中所示的开口区域330中,不存在这种对称。在该例子中,沉积造成类似尖端308’的形成,但当材料312’响应沿路线316’的等离子体离子的碰撞而沿路线320’被溅射时,间隙的相对侧太远而不能发生具有保护性的再沉积。图3B中的结构的拐角经受如图3A中的结构的拐角相同的材料的溅射,但是没有接收从间隙的相对侧所溅射的材料的补偿效果。因此,存在压边拐角并损坏下方结构的增加的风险。In an open area, such as open area 330 as shown in Figure 3B, this symmetry does not exist. In this example, deposition results in formation similar to tip 308', but when material 312' is sputtered along line 320' in response to collisions of plasma ions along line 316', the opposite sides of the gap are too far away to occur with Protective redeposition. The corners of the structure in Figure 3B are subject to sputtering of the same material as the corners of the structure in Figure 3A, but without the compensating effect of receiving material sputtered from the opposite side of the gap. Therefore, there is an increased risk of crimping corners and damaging underlying structures.

图4A的流程图概括了本发明的方法,图4A提供所述方法的概述。这些方法应用于在公共处理腔室中数个衬底的操作,其中每个衬底上执行多个工艺。在区块402,方法开始,对处理腔室进行时效处理,即,利用材料涂覆处理腔室的内部结构,该材料的一个实例包括SiO2。在区块404,衬底被传送到处理腔室中,从而在区块406在那个衬底上执行工艺。即使在工艺的应用的总结果是材料的净沉积时,该工艺包括有效蚀刻(significant etching)。在区块410,衬底被传送出处理腔室,在区块412清洁该处理腔室。The method of the invention is summarized in the flowchart of Figure 4A, which provides an overview of the method. These methods apply to the operation of several substrates in a common processing chamber, where multiple processes are performed on each substrate. At block 402, the method begins by aging the processing chamber, ie, coating the internal structure of the processing chamber with a material, one example of which includes SiO2 . At block 404 , the substrate is transferred into a processing chamber so that at block 406 a process is performed on that substrate. The process includes significant etching even when the overall result of application of the process is a net deposition of material. At block 410 , the substrate is transferred out of the processing chamber, and at block 412 the processing chamber is cleaned.

在区块414实施检查整个衬底操作是否已经完成。典型的衬底操作可能包括五个衬底,在不同特定的实施方式中还可以使用更多或更少数量的衬底。如果衬底操作没有完成,则在区块404向处理腔室中传送该操作中的下个衬底,并且对该下个衬底重复该方法。一旦全部衬底操作已经完成,那么在区块402利用在区块406的相同工艺或利用不同工艺再次时效处理该处理腔室,以便为另一衬底操作准备。A check is performed at block 414 to see if the entire substrate operation has been completed. A typical substrate run might involve five substrates, although a greater or lesser number of substrates may be used in different specific embodiments. If the substrate operation is not complete, the next substrate in the operation is transferred into the processing chamber at block 404 and the method is repeated for the next substrate. Once all substrate operations have been completed, the processing chamber is aged again at block 402 using the same process as at block 406 or using a different process in preparation for another substrate operation.

图4B给出在区块406可以采用的那些工艺的详细内容。在该实例中,利用沉积/蚀刻/沉积工艺在衬底上获得沉积,而更一般而言,本发明的方法可以应用于具有有效蚀刻成分(significant etching component)的其他类型的工艺。衬底典型地是诸如200mm或300mm直径的半导体晶片。FIG. 4B gives details of those processes that may be employed at block 406 . In this example, the deposition is obtained on the substrate using a deposition/etching/deposition process, but more generally the method of the invention can be applied to other types of processes with a significant etching component. The substrate is typically a semiconductor wafer such as a 200mm or 300mm diameter.

在区块420,前驱物气体气流提供至腔室,前驱物气体气流包括硅前驱物气流、氧前驱物气流和流动气体气流。表1提供了用于使用单硅烷SiH4、氧分子O2和H2的气流沉积未掺杂的硅酸盐玻璃(“USG”)的示例性的流率,但是应该理解如前所述也可以使用包括掺杂剂源的其它前驱物气体和其它流动气体。At block 420, a precursor gas flow is provided to the chamber, the precursor gas flow including a silicon precursor flow, an oxygen precursor flow, and a flow gas flow. Table 1 provides exemplary flow rates for depositing undoped silicate glass ("USG") using gas streams of monosilane SiH4 , molecular oxygen O2 , and H2 , but it should be understood that Other precursor gases including dopant sources and other flow gases may be used.

表I:用于USG沉积的示例性流率Table I: Exemplary flow rates for USG deposition

Figure G2008102156432D00081
Figure G2008102156432D00081

如表所示,对于200-mm和300-mm直径的晶片,前驱物气体的流率类似,但是流动气体的流率一般更高。As shown, the flow rates of the precursor gases are similar for 200-mm and 300-mm diameter wafers, but the flow rates of the flowing gases are generally higher.

在区块422中,通过将能量耦合入腔室,由气态气流(gaseous flow)形成高浓度的等离子体。用于产生高浓度等离子体的通用技术是电感耦合射频能量。D/S比不仅由气体的流率确定,而且还由耦合入腔室的功率密度确定,由可以施加到衬底的偏置的强度确定,由腔室内的温度确定,由腔窒内的压力确定,以及由其它因素确定。对于在区块424中膜的初始部分的沉积,在某些实施例中,可以选择该处理参数以提供超过20的D/S比率,而同时提供900-6000

Figure G2008102156432D00082
(埃/分钟)的相对低的沉积速率。发明人已经发现对于很小的特征尺寸,一般利用低沉积速率和高D/S比率的这种组合来改善间隙填充特征。In block 422, a high concentration plasma is formed from a gaseous flow by coupling energy into the chamber. A common technique used to generate high-concentration plasmas is inductively coupling radiofrequency energy. The D/S ratio is determined not only by the flow rate of the gas, but also by the power density coupled into the chamber, by the strength of the bias that can be applied to the substrate, by the temperature inside the chamber, by the pressure inside the chamber determined, and determined by other factors. For the deposition of the initial portion of the film in block 424, in some embodiments, the process parameters may be selected to provide a D/S ratio in excess of 20 while simultaneously providing a D/S ratio of 900-6000
Figure G2008102156432D00082
(Angstroms/min) relatively low deposition rate. The inventors have found that for very small feature sizes, this combination of low deposition rate and high D/S ratio is generally utilized to improve gapfill characteristics.

在沉积完成之后,在区块426中,结束沉积前驱物气流,然后在区块428检查膜是否已经达到所需的厚度。本发明的实施方式包括由蚀刻阶段分隔开的至少两个沉积阶段,根据正在填充的间隙的具体特征可以频繁地具有5-15个沉积阶段或者甚至更多的沉积阶段。After deposition is complete, at block 426, the deposition precursor flow is terminated, and then at block 428 it is checked whether the film has reached the desired thickness. Embodiments of the present invention include at least two deposition stages separated by an etch stage, frequently there may be 5-15 deposition stages or even more deposition stages depending on the specific characteristics of the gap being filled.

在区块430,通过流入卤素前驱物开始工艺的蚀刻阶段,卤素前驱物通常包括诸如NF3或含氯氟烃的氟前驱物。在区块432,利用高源功率密度由卤素前驱物形成高浓度等离子体。在一些实施方式中,源功率密度在大约80,000和140,000W/m2之间,这对于300-mm直径晶片相当于在大约6000和10,000瓦之间的总源功率,而对于200-mm直径晶片相当于在大约2500和4500瓦之间的总源功率。发明人已经发现使用高源功率使得沉积剖面(deposition profile)比使用低源功率更加对称。在一些实施方式中,总源功率分布在顶和侧源中,从而源功率的主要部分由侧源提供。例如,侧源功率可以是顶源功率的1-5倍,并且在一特定实施方式中,侧源功率是顶源功率的3倍。At block 430, the etch phase of the process begins by flowing a halogen precursor, typically including a fluorine precursor such as NF 3 or a chlorofluorocarbon. At block 432, a high concentration plasma is formed from the halogen precursor using a high source power density. In some embodiments, the source power density is between about 80,000 and 140,000 W/m 2 , which equates to a total source power of between about 6000 and 10,000 watts for a 300-mm diameter wafer, and for a 200-mm diameter wafer This equates to a total source power of between about 2500 and 4500 watts. The inventors have found that using high source power makes the deposition profile more symmetrical than using low source power. In some embodiments, the total source power is distributed among the top and side sources such that a major portion of the source power is provided by the side sources. For example, the side source power may be 1-5 times the top source power, and in a particular embodiment, the side source power is 3 times the top source power.

在区块434中,使用产生的卤素等离子体以回蚀刻(etch back)沉积的膜。虽然材料可以被蚀刻的具体量相对取决于衬底结构的具体结构,但是通常在后面的蚀刻周期中材料可以被蚀刻的量大于在前面的蚀刻周期中材料被蚀刻的量。这是衬底的整个布局由于沉积和蚀刻步骤的顺序而改变的事实的一般结果。这种步骤的顺序的一般趋势是在周期的蚀刻阶段布局变得越趋向于蚀刻越大的量。在区块436,结束卤素前驱物流,在区块420中,通过再次流入硅前驱物、氧前驱物和流动气体的气流,从而工艺可以返回到沉积阶段。In block 434, the generated halogen plasma is used to etch back the deposited film. Although the specific amount of material that can be etched is relatively dependent on the specific structure of the substrate structure, typically the amount of material that can be etched in later etch cycles is greater than the amount of material etched in earlier etch cycles. This is a general consequence of the fact that the overall layout of the substrate changes due to the sequence of deposition and etching steps. The general tendency of this sequence of steps is that the layout becomes more etched in larger volumes during the etch phase of the cycle. At block 436, the flow of the halogen precursor is terminated, and at block 420, the process may return to the deposition phase by re-flowing the flow of silicon precursor, oxygen precursor and flowing gas.

通常期望在各沉积阶段期间对于材料的沉积将使用相同的前驱物,并且在蚀刻阶段对于去除材料将使用相同的前驱物,但是对于本发明这不是必须的。材料在各沉积阶段所沉积的量通常在300至1000

Figure G2008102156432D00091
之间,同时当每个周期使用更大的沉积量时整个工艺需要更少的周期。为了沉积相同量的材料,当每个周期沉积300
Figure G2008102156432D00092
时,需要在每个周期沉积1000
Figure G2008102156432D00093
时大约六倍的周期。It is generally expected that the same precursors will be used for the deposition of material during each deposition phase and the same precursors will be used for removal of material during the etch phase, but this is not necessary for the present invention. The amount of material deposited in each deposition stage is usually between 300 and 1000
Figure G2008102156432D00091
between, while the overall process requires fewer cycles while using larger deposition volumes per cycle. To deposit the same amount of material, when 300
Figure G2008102156432D00092
, it is necessary to deposit 1000 per cycle
Figure G2008102156432D00093
about six times as long.

图4C示出在一些实施例中在区块402可以使用的时效处理工艺。在区块440,时效处理工艺开始,在腔室内建立时效条件。在一些实施方式中,该条件包括在25和65毫托(mtorr)之间的腔室压力。在区块442提供时效前驱物气流,在时效处理包括SiO2涂层的实施方式中,前驱物可以包括诸如硅烷的含硅气体和含氧气体。例如,硅前驱物可以包括SiH4以及氧前驱物可以包括O2。在一些实施方式中,含氧气体的流率小于含硅气体的流率,可以是含硅气体的流率的0.9倍以下,可以是含硅气体的流率的0.8倍以下,可以是含硅气体的流率的0.7倍以下,可以是含硅气体的流率的0.6倍以下,或者可以是含硅气体的流率的0.5倍以下。例如,在使用SiH4和O2的一个实施方式中,O2的流率是300sccm和SiH4的流率是470sccm,流量比大约等于0.65。在区块442提供的气流有时还可以包括不发生反应的气体,诸如使用He、Ne或Ar的实施方式。所述不发生反应的气体的流率典型地小于200sccm以减少溅射效应,并可以是0sccm。FIG. 4C illustrates an aging process that may be used at block 402 in some embodiments. At block 440, the aging process begins to establish aging conditions within the chamber. In some embodiments, the conditions include a chamber pressure between 25 and 65 millitorr (mtorr). A gas flow of an aging precursor is provided at block 442. In embodiments where the aging process includes a SiO2 coating, the precursor may include a silicon-containing gas such as silane and an oxygen-containing gas. For example, the silicon precursor may include SiH4 and the oxygen precursor may include O2 . In some embodiments, the flow rate of the oxygen-containing gas is less than the flow rate of the silicon-containing gas, may be less than 0.9 times the flow rate of the silicon-containing gas, may be less than 0.8 times the flow rate of the silicon-containing gas, and may be less than 0.8 times the flow rate of the silicon-containing gas. The flow rate of the gas is 0.7 times or less, may be 0.6 times or less than the flow rate of the silicon-containing gas, or may be 0.5 times or less than the flow rate of the silicon-containing gas. For example, in one embodiment using SiH4 and O2 , the flow rate of O2 is 300 seem and the flow rate of SiH4 is 470 seem, a flow ratio equal to approximately 0.65. The gas flow provided at block 442 may also sometimes include non-reactive gases, such as embodiments using He, Ne, or Ar. The flow rate of the non-reactive gas is typically less than 200 seem to reduce sputtering effects, and may be 0 seem.

在区块444,如上所述通过向处理腔室中耦合能量而由时效前驱物形成高密度等离子体。能量优选地优先与顶源功率的施加耦合,并且在本发明的实施例中,能量具有在腔室的顶部所施加的源功率70%以上,在腔室的顶部所施加的源功率80%以上,在腔室的顶部所施加的源功率的90%以上,或者甚至在腔室的顶部所施加的源功率的100%。所施加的典型功率大于7500W,在一个实施方式中,利用在处理腔室的顶部全部所施加的大约9000W功率。At block 444, a high density plasma is formed from the aged precursors by coupling energy into the processing chamber as described above. The energy is preferably coupled preferentially with the application of top source power, and in embodiments of the invention, the energy has more than 70% of the applied source power at the top of the chamber and more than 80% of the applied source power at the top of the chamber , more than 90% of the source power applied at the top of the chamber, or even 100% of the source power applied at the top of the chamber. The typical power applied is greater than 7500W, and in one embodiment, approximately 9000W of power applied overall at the top of the processing chamber is utilized.

在区块446,该高密度等离子体用于沉积时效处理层。虽然通常预期时效处理层的厚度可以是不均匀的,但在一些实施方式中,在一个点处其具有至少5000

Figure G2008102156432D00101
的厚度,在一个点处具有至少6000
Figure G2008102156432D00102
的厚度,在一个点处具有至少7500的厚度,在一个点处具有至少10,000
Figure G2008102156432D00104
的厚度,或者在一个点处具有至少12,500的厚度。在时效处理层沉积后,在区块448,停止时效前驱物气流。At block 446, the high density plasma is used to deposit an aging treatment layer. While it is generally expected that the thickness of the aged layer may be non-uniform, in some embodiments it has at least 5000
Figure G2008102156432D00101
thickness, at one point having at least 6000
Figure G2008102156432D00102
thickness, at one point having at least 7500 thickness, at one point having at least 10,000
Figure G2008102156432D00104
thickness, or at one point have at least 12,500 thickness of. After the aging layer is deposited, at block 448, the gas flow of the aging precursor is stopped.

图4D给出了根据本发明的实施方式在图4A的区块412清洁腔室的一个方法的流程图。该清洁方法包括两步清洁,并且在清洁的两个步骤之间执行加热工艺。FIG. 4D presents a flowchart of one method of cleaning the chamber at block 412 of FIG. 4A in accordance with an embodiment of the present invention. The cleaning method includes two-step cleaning, and a heating process is performed between the two cleaning steps.

因此,在区块460,在衬底完成处理后,诸如F2的卤素前驱物被流入处理腔室。在区块462,高密度等离子体由卤素前驱物形成,并且在区块464,利用高密度等离子体执行局部清洁。在一些实施方式中可以执行大于75%的工艺终点的局部清洁。Accordingly, at block 460, after the substrate has been processed, a halogen precursor, such as F2, is flowed into the processing chamber. At block 462, a high density plasma is formed from the halogen precursor, and at block 464, a local clean is performed using the high density plasma. Local cleaning of greater than 75% of the process endpoint may be performed in some embodiments.

在完成了第一清洁步骤之后,在区块466停止卤素前驱物流。在区块468,这种气流用加热气流替代,其中在区块470加热等离子体由该加热气体形成。仅作为举例,在不同实施方式中,加热气体可以包括O2、Ar和/或He,以及12,000W的示例性源功率以相等的顶部和侧部分配被施加并且持续30到120秒的时间。这种中间加热起抵消在清洁期间发生的腔室的一般冷却的作用。After the first cleaning step is complete, the flow of the halogen precursor is stopped at block 466 . At block 468, this gas flow is replaced with a heated gas flow from which a heated plasma is formed at block 470. By way of example only, in various embodiments, the heating gas may include O2, Ar, and/or He, and an exemplary source power of 12,000 W is applied with equal top and side distribution for a period of 30 to 120 seconds. This intermediate heating acts to counteract the general cooling of the chamber that occurs during cleaning.

在区块472停止加热气流之后,在区块474可以再次采用卤素前驱物气流,以及在区块475再次形成高密度等离子体,用于完成腔室清洁。After stopping the heating gas flow at block 472, the halogen precursor gas flow may be reapplied at block 474 and the high density plasma again formed at block 475 for complete chamber cleaning.

示例性衬底处理系统Exemplary Substrate Processing System

发明人已经用由Santa Clara,California(加利福尼亚州圣克拉拉市)的APPLIED MATERIALS,INC.(应用材料有限公司)制造的ULTIMATM系统实施本发明的实施方式,上述系统的一般描述提供在共同转让的美国专利U.S.No.6,170,428中,该专利申请是由Fred C.Redeker,Farhad Moghadam,HirogiHanawa,Tetsuya Ishikawa,Dan Maydan,Shijian Li,Brian Lue,Robert Steger,Yaxin Wang,Manus Wong和Ashok Sinha在1996年7月15是提交的,其发明名称为:“SYMMETRIC TUNABLE INDUCTIVELY COUPLED HDP-CVDREACTOR”,这里,将其全部公开结合进来作为参考。下面结合图5A和5B提供该系统的概述。图5A示例性示出了在一个实施方式中这种HDP-CVD系统510的结构。系统510包括腔室513、真空系统570、源等离子体系统580A、偏置等离子体系统580B、气体输送系统533和远程等离子体清洁系统550。The inventors have practiced embodiments of the invention with the ULTIMA system manufactured by APPLIED MATERIALS, INC. of Santa Clara, California, a general description of which is provided in commonly assigned In US Patent No. 6,170,428, the patent application was filed in 1996 by Fred C. Redeker, Farhad Moghadam, Hirogi Hanawa, Tetsuya Ishikawa, Dan Maydan, Shijian Li, Brian Lue, Robert Steger, Yaxin Wang, Manus Wong and Ashok Sinha It was submitted on the 15th, and its invention name is: "SYMMETRIC TUNABLE INDUCTIVELY COUPLED HDP-CVDREACTOR", here, its entire disclosure is incorporated as a reference. An overview of this system is provided below in connection with Figures 5A and 5B. Figure 5A schematically illustrates the structure of such an HDP-CVD system 510 in one embodiment. System 510 includes chamber 513 , vacuum system 570 , source plasma system 580A, bias plasma system 580B, gas delivery system 533 , and remote plasma cleaning system 550 .

腔室513的上部分包括由诸如铝的氧化物或铝的氮化物的陶瓷介电材料制成的拱顶514。拱顶514限定了等离子体处理区域516的上边界。等离子体处理区域516在底部是以衬底517的上表面和衬底支撑件518为界的。The upper portion of the chamber 513 includes a dome 514 made of a ceramic dielectric material such as aluminum oxide or aluminum nitride. Dome 514 defines an upper boundary of plasma processing region 516 . The plasma processing region 516 is bounded at the bottom by the upper surface of the substrate 517 and the substrate support 518 .

加热板523和冷却板524在拱顶514之上并且与拱顶514热连接。加热板523和冷却板524允许将拱顶温度控制在大约100℃至200℃的范围上在大约±10℃内。这允许针对各种工艺优化拱顶温度。例如,希望拱顶温度对于清洁或蚀刻工艺保持比沉积工艺更高的温度。拱顶温度的精确控制还减小腔室内剥落或者颗粒量并且提高沉积层和衬底之间的粘着。A heating plate 523 and a cooling plate 524 are above and thermally connected to the dome 514 . The heating plate 523 and cooling plate 524 allow the dome temperature to be controlled within about ±10°C over a range of about 100°C to 200°C. This allows the dome temperature to be optimized for various processes. For example, it is desirable to keep the dome temperature higher for cleaning or etching processes than for deposition processes. Precise control of the dome temperature also reduces flaking or particle load within the chamber and improves adhesion between the deposited layer and the substrate.

腔室513的下部分包括将腔室连接至真空系统的主体构件522。衬底支撑件518的基座部分521被安装在主体构件522上并且与主体构件522形成连续的内表面。衬底由机器人托板(未示出)通过腔室513的侧壁中的插入/移出开口(未示出)以传递入腔室513并且传递出腔室513。升降销(未示出)在马达(也未出)的控制下升高然后降低,以将衬底从在上安装位置557的机器人托板上移至下处理位置556,在下处理位置衬底放置在衬底支撑件518的衬底接收部分519上。衬底接收部分519包括静电吸盘520,该静电吸盘520在衬底处理期间将衬底固定到衬底支撑件518上。在优选的实施方式中,衬底支撑件518由铝的氧化物或铝的陶瓷材料制成。The lower portion of the chamber 513 includes a body member 522 that connects the chamber to a vacuum system. The base portion 521 of the substrate support 518 is mounted on a body member 522 and forms a continuous inner surface with the body member 522 . Substrates are transferred into and out of chamber 513 by a robotic pallet (not shown) through insertion/removal openings (not shown) in the side walls of chamber 513 . The lift pins (not shown) are raised and then lowered under the control of a motor (also not shown) to move the substrate from the robot pallet at the upper mounting position 557 to the lower processing position 556 where the substrate is placed on the substrate receiving portion 519 of the substrate support 518 . The substrate receiving portion 519 includes an electrostatic chuck 520 that secures the substrate to the substrate support 518 during substrate processing. In a preferred embodiment, the substrate support 518 is made of an aluminum oxide or aluminum ceramic material.

真空系统570包括节流阀主体(throttle body)525,该节流阀体525容纳双叶片节流阀(twin-blade throttle valve)526并且附接至闸式阀527和涡轮分子泵528。应该注意到节流阀主体525提供对气流的最小阻塞,并且允许对称抽气。闸式阀527能够允许使泵528与节流阀主体525隔离,并且能够通过限制当节流阀526完全打开时的排气能力来控制腔室压力。节流阀、闸式阀和涡轮分子泵的布置允许精确且稳定地控制腔室的压力高达大约1毫托至大约2毫托。The vacuum system 570 includes a throttle body 525 that houses a twin-blade throttle valve 526 and is attached to a gate valve 527 and a turbomolecular pump 528 . It should be noted that the throttle body 525 provides minimal obstruction to airflow and allows symmetrical pumping. Gate valve 527 can allow isolation of pump 528 from throttle body 525 and can control chamber pressure by limiting the exhaust capacity when throttle valve 526 is fully open. The arrangement of the throttle valve, gate valve and turbomolecular pump allows precise and stable control of the pressure of the chamber up to about 1 mTorr to about 2 mTorr.

源等离子体系统580A包括安装在拱顶514上的顶线圈529和侧线圈530。对称的接地屏蔽(未示出)减小线圈之间的电耦合。顶线圈529由顶源射频(SRF)发生器531A供电,而侧线圈530由侧SRF发生器531B供电,并且对于各线圈允许独立的功率级别和工作频率。这种双线圈系统允许控制腔室513内的辐射离子浓度,从而提高等离子体的均匀性。侧线圈530和顶线圈529通常是电感性地驱动(inductively driven),这不需要辅助电极。在具体实施方式中,顶源射频发生器531A提供在标称2MH下高达2,500瓦的射频功率,而侧源射频发生器531B提供在标称2MH下高达5,000瓦的射频功率。顶射频发生器和侧射频发生器的工作频率可以偏离标称工作步骤(例如,分别至1.7-1.9MHz和1.9-2.0MHz)以提高等离子体发生效率。Source plasma system 580A includes top coil 529 and side coil 530 mounted on dome 514 . A symmetrical ground shield (not shown) reduces electrical coupling between the coils. The top coil 529 is powered by a top source radio frequency (SRF) generator 531A, while the side coil 530 is powered by a side SRF generator 531B, and allows independent power levels and operating frequencies for each coil. This dual coil system allows control of the radiation ion concentration within the chamber 513, thereby improving plasma uniformity. The side coil 530 and top coil 529 are typically driven inductively, which does not require auxiliary electrodes. In a particular embodiment, top source RF generator 531A provides up to 2,500 Watts of RF power at nominal 2MH, while side source RF generator 531B provides up to 5,000 Watts of RF power at nominal 2MH. The operating frequencies of the top and side RF generators can be deviated from nominal operating steps (eg, to 1.7-1.9 MHz and 1.9-2.0 MHz, respectively) to increase plasma generation efficiency.

偏置等离子体系统580B包括偏置射频(“BRF”)发生器531C和偏置匹配网络532C。偏置等离子体系统580B电容耦合衬底部分517至主体构件522,其起到辅助电极的作用。该偏置等离子体系统580B用于提高由源等离子体系统580A造成的等离子体物种(例如离子)向衬底表面的传输。在具体实施方式中,如下面将要讨论的,偏置等离子体产生器提供在小于5MHz的频率下高达10,000瓦的RF功率。Bias plasma system 580B includes a bias radio frequency ("BRF") generator 531C and a bias matching network 532C. Bias plasma system 580B capacitively couples substrate portion 517 to body member 522, which acts as an auxiliary electrode. The bias plasma system 580B is used to enhance the transport of plasma species (eg, ions) to the substrate surface caused by the source plasma system 580A. In a specific embodiment, as will be discussed below, the bias plasma generator provides up to 10,000 watts of RF power at frequencies less than 5 MHz.

RF发生器531A和531B包括数字控制的合成器,并且在大约1.8至大约2.1MHz之间的频率范围上工作。如本领域普通技术人员所理解的,各发生器包括RF控制电路(未示出),该RF控制电路测量从衬底和线圈反射回发生器的功率,并且调节工作频率以获得最低的反射功率。RF发生器通常设计为在具有50欧姆的特征阻抗的负载下工作。RF功率可以由具有与发生器不同特征阻抗的负载反射回来。这能够减少传输至负载的功率。另外,由负载反射回发生器的功率可以使发生器过载荷并且损坏发生器。因为等离子体的阻抗根据等离子体的浓度以及其它因素在从小于5欧姆至大于900欧姆的范围内,并且还因为反射的功率可以是功率的函数,所以根据反射的功率调节发生器的频率增加从RF发生器传递至等离子体的功能并且保护发生器。减少反射功率并且提高效率的另一种方法是采用匹配网络。RF generators 531A and 531B include digitally controlled synthesizers and operate over a frequency range between about 1.8 and about 2.1 MHz. As understood by those of ordinary skill in the art, each generator includes an RF control circuit (not shown) that measures the power reflected from the substrate and coil back to the generator and adjusts the operating frequency to obtain the lowest reflected power . RF generators are typically designed to operate with a load having a characteristic impedance of 50 ohms. RF power can be reflected off a load that has a different characteristic impedance than the generator. This can reduce the power delivered to the load. Additionally, power reflected back to the generator by the load can overload and damage the generator. Because the impedance of the plasma ranges from less than 5 ohms to more than 900 ohms depending on the concentration of the plasma, among other factors, and because reflected power can be a function of power, adjusting the frequency of the generator based on reflected power increases from The RF generator delivers the function to the plasma and protects the generator. Another way to reduce reflected power and increase efficiency is to use a matching network.

匹配网络532A和532B使发生器531A和531B的输出阻抗与它们各自线圈529和530相匹配。RF控制电路当负载改变时可以通过改变匹配网络中的电容器的值来调谐两匹配网络,以使发生器与负载相匹配。RF控制电路当从负载反射回发生器的功率超过一定限制时可以调谐匹配网络。提供恒定匹配并且有效地禁止RF控制电路调谐匹配网络的一种方法是设置超过反射功率的任意期望值的反射功率限制。这可以通过保持匹配网络在等离子体的最近条件下不变来帮助在一些条件下稳定等离子体。Matching networks 532A and 532B match the output impedance of generators 531A and 531B to their respective coils 529 and 530 . When the load changes, the RF control circuit can tune the two matching networks by changing the value of the capacitor in the matching network, so that the generator can match the load. The RF control circuit can tune the matching network when the power reflected from the load back to the generator exceeds a certain limit. One way to provide a constant match and effectively prohibit the RF control circuit from tuning the matching network is to set a reflected power limit above any desired value of reflected power. This can help stabilize the plasma under some conditions by keeping the matching network constant at the plasma's nearest conditions.

其它测量还可以帮助稳定等离子体。例如,RF控制电路能够用于确定输送给负载(等离子体)的功率,并且可以增加或减少发生器输出功率以保持输送的功率在沉积层期间基本上不变。Other measurements can also help stabilize the plasma. For example, RF control circuitry can be used to determine the power delivered to the load (plasma), and the generator output power can be increased or decreased to keep the delivered power substantially constant during deposition of the layer.

气体输送系统533通过气体输送管线538(仅示出了其中的一些)向腔室提供来自几个源534A-534E腔室的气体用于处理衬底。如本领域普通技术人员能够理解的,用于源534A-534E的实际源和至腔室513的输送管线538的实际连接根据在腔室内执行的沉积和清洁工艺而改变。气体通过气环(gasring)537和/或顶喷嘴545导入腔室513中。图5B为示出了气环537的附加细节的腔室513的简化、部分截面图。A gas delivery system 533 provides gases to the chamber from several sources 534A-534E through gas delivery lines 538 (only some of which are shown) for processing the substrate. As can be understood by one of ordinary skill in the art, the actual sources for sources 534A-534E and the actual connection of delivery line 538 to chamber 513 vary depending on the deposition and cleaning processes performed within the chamber. Gas is introduced into chamber 513 through gas ring 537 and/or top nozzle 545 . FIG. 5B is a simplified, partial cross-sectional view of chamber 513 showing additional detail of gas ring 537 .

在一实施方式中,第一和第二气体源534A和534B以及第一和第二气体流量控制器535A’和535B’通过气体输送管线538(仅示出了其中的一些)向气环537中的环气室(ring plenum)536提供气体。气环537具有多个源气体喷嘴539(为了说明仅示出了其中之一),多个源气体喷嘴539在衬底上提供均匀的气体气流。喷嘴长度和喷嘴角度可以改变以允许在单独的腔室内针对特定工艺来调整均匀分布和气体利用效率。在优选的实施方式中,气环537具有由铝的氧化物陶瓷制成的12个源气体喷嘴。In one embodiment, the first and second gas sources 534A and 534B and the first and second gas flow controllers 535A' and 535B' are fed into the gas ring 537 via gas delivery lines 538 (only some of which are shown). The ring plenum (ring plenum) 536 provides gas. The gas ring 537 has a plurality of source gas nozzles 539 (only one of which is shown for illustration) that provide a uniform gas flow over the substrate. Nozzle length and nozzle angle can be varied to allow uniform distribution and gas utilization efficiency to be tuned for a specific process within a single chamber. In a preferred embodiment, the gas ring 537 has 12 source gas nozzles made of aluminum oxide ceramic.

气环537还具有多个氧化剂气体喷嘴540(仅示出了其中之一),在优选的实施方式中,多个氧化剂气体喷嘴与源气体喷嘴539共平面并且比源气体喷嘴539短,并且在一实施方式中,多个氧化剂气体喷嘴接受来自主体气室(bodyplenum)541的气体。在一些实施方式中,需要源气体和氧化剂气体在注入腔室513之前不混合。在其它实施方式中,通过在主体气室541和气环气室536之间提供孔(未示出)氧化剂气体和源气体在注入腔室513之前可以混合。在一实施方式中,第三、第四和第五气体源534C,534D和534D’以及第三和第四气体流量控制器535C和535D’通过气体输送管线538向主体气室提供气体。除了阀门,诸如543B(其它阀门未示出)可以切断从流量控制器至腔室的气体。在实施本发明的一些实施方式中,源534A包括硅烷SiH4源,源534B包括氧分子O2源,源534C包括硅烷SiH4源,源534D包括氦He源,并且源534D’包括氢分子H2源。The gas ring 537 also has a plurality of oxidant gas nozzles 540 (only one of which is shown), which in a preferred embodiment are coplanar with and shorter than the source gas nozzles 539 and at In one embodiment, a plurality of oxidant gas nozzles receive gas from a body plenum 541 . In some embodiments, it is desirable that the source and oxidant gases do not mix prior to injection into chamber 513 . In other embodiments, the oxidant gas and source gas may be mixed prior to injection into the chamber 513 by providing holes (not shown) between the body plenum 541 and the gas ring plenum 536 . In one embodiment, third, fourth and fifth gas sources 534C, 534D and 534D' and third and fourth gas flow controllers 535C and 535D' provide gas to the body plenum through gas delivery line 538. In addition to valves, such as 543B (other valves not shown) can shut off gas from the flow controller to the chamber. In some embodiments of practicing the invention, source 534A includes a source of silane SiH4, source 534B includes a source of molecular oxygen O2, source 534C includes a source of silane SiH4, source 534D includes a source of helium He, and source 534D' includes a source of molecular hydrogen H2.

在使用易燃、有毒或腐蚀性气体的实施方式中,需要在沉积之后除去留在气体输送管线中的气体。例如,这可以使用诸如543B的3通阀来完成,以使腔室513与输送管线538A隔离,并且将输送管线538A与真空前极管道544相通。如图5A所示,其它类似的阀,诸如543A和543C,可以结合在其它气体输送管线上。这种三通阀可以放置为尽可能接近腔室513以使不能通气的气体输送管线(在三通阀和腔室之间)的体积最小。另外,两通(通-断)阀(未示出)可以放置在质量流量控制器(“MFC”)和腔室之间或在气体源和MFC之间。In embodiments where flammable, toxic or corrosive gases are used, it is desirable to remove the gas left in the gas delivery lines after deposition. For example, this can be accomplished using a 3-way valve such as 543B to isolate chamber 513 from transfer line 538A and communicate transfer line 538A to vacuum foreline 544 . As shown in Figure 5A, other similar valves, such as 543A and 543C, may be incorporated in other gas delivery lines. Such a three-way valve can be placed as close as possible to the chamber 513 to minimize the volume of non-ventilated gas delivery lines (between the three-way valve and the chamber). Additionally, a two-way (on-off) valve (not shown) can be placed between a mass flow controller ("MFC") and the chamber or between the gas source and the MFC.

再次参照图5A,腔室513还具有顶喷嘴545和顶通风口546。顶喷嘴545和顶通风口546允许独立控制气体的顶气流和侧气流,这提高膜均匀性并且允许精细地调节膜的沉积和掺杂参数。顶通风口546为绕顶喷嘴545的环形开口。在一实施方式中,第一气体源534A提供源气体喷嘴539和顶喷嘴545。源喷嘴MFC535A’控制输送至源气体喷嘴539的气体的量,而顶喷嘴MFC535A控制输送到顶气体喷嘴545的气体的量。类似地,MFC535B和535B’两个可以用于控制由诸如源534B的单个氧气源至顶通风口546和氧化剂气体喷嘴540二者的氧气流。在一些实施方式中,氧气不从任意侧喷嘴提供给腔室。提供至顶喷嘴545和顶通风口546的气体可以在流入腔室513之前保持分离,或者所述气体可以在流入腔室513之前在顶气室548内混合。同一气体的分离源可以用于提供腔室的各种部分。Referring again to FIG. 5A , the chamber 513 also has a top nozzle 545 and a top vent 546 . Top nozzle 545 and top vent 546 allow independent control of top and side flow of gases, which improves film uniformity and allows fine tuning of film deposition and doping parameters. Top vent 546 is an annular opening around top nozzle 545 . In one embodiment, the first gas source 534A provides a source gas nozzle 539 and a top nozzle 545 . Source nozzle MFC535A' controls the amount of gas delivered to source gas nozzle 539, while top nozzle MFC535A controls the amount of gas delivered to top gas nozzle 545. Similarly, both MFCs 535B and 535B' may be used to control the flow of oxygen from a single oxygen source, such as source 534B, to both top vent 546 and oxidant gas nozzle 540. In some embodiments, oxygen is not provided to the chamber from any side nozzles. The gases provided to top nozzle 545 and top vent 546 may remain separate before flowing into chamber 513 , or the gases may mix within top gas chamber 548 before flowing into chamber 513 . Separate sources of the same gas may be used to supply various parts of the chamber.

提供远程微波发生等离子体清洁系统550以从腔室部件上周期性地沉积残留物。该清洁系统包括从反应器腔体533中的清洁气体源534E(例如,单分子氟、三氧化二氮、其它碳氟化合物或等效物)产生等离子体的远程微波发生器551。由这种等离子体产生的活性物种(reactive species)通过施加器管道(applicator tube)555经过清洁气体输入端口554传输至腔室513。用于容纳清洁等离子体的材料(例如,腔体553和施加器管道555)必须耐等离子体的攻击。由于所需要的等离子体物种的浓度随着从反应器腔体553的距离而降低,所以反应器腔体553和输入端口554之间的距离应该保持尽可能短。在远程腔体内产生清洁等离子体允许使用高效微波发生器,并且不会使腔室部件遭受在形成等离子体中在原位出现的辉光放电的温度、辐射或轰击的影响。因此,相对敏感的部件,诸如静电吸盘520,不需要覆盖原位等离子体清洁工艺中所要求的挡片(dummy wafer)或者其它保护。在图5A中,等离子清洁系统550所示为设置在腔室513上方,但是也可以使用其它位置。A remote microwave generated plasma cleaning system 550 is provided to periodically deposit residues from chamber components. The cleaning system includes a remote microwave generator 551 that generates a plasma from a cleaning gas source 534E (eg, monomolecular fluorine, nitrous oxide, other fluorocarbons, or equivalent) in the reactor cavity 533 . Reactive species generated by this plasma are transported to chamber 513 through applicator tube 555 through cleaning gas input port 554 . Materials used to contain the cleaning plasma (eg, cavity 553 and applicator conduit 555) must be resistant to attack by the plasma. Since the required concentration of plasma species decreases with distance from the reactor chamber 553, the distance between the reactor chamber 553 and the input port 554 should be kept as short as possible. Generating the clean plasma in a remote chamber allows the use of highly efficient microwave generators without subjecting chamber components to the temperature, radiation or bombardment of the glow discharge that occurs in situ in forming the plasma. Accordingly, relatively sensitive components, such as the electrostatic chuck 520, do not need to be covered with dummy wafers or other protection as required in an in-situ plasma cleaning process. In FIG. 5A, plasma cleaning system 550 is shown positioned above chamber 513, although other locations may be used.

可以靠近顶喷嘴提供导流板561以将由顶喷嘴中提供的源气体的气流引导入腔室,并且引导远程产生的等离子体的气流。由顶喷嘴545提供的源气体被引导通过中央通道进入腔室,而由清洁气体输入端口554提供的远程产生的等离子体物种通过导流板561被引导至腔室513的侧面。A deflector 561 may be provided near the top nozzle to direct the flow of source gas provided in the top nozzle into the chamber, and to direct the flow of remotely generated plasma. Source gas provided by top nozzle 545 is directed into the chamber through a central channel, while remotely generated plasma species provided by cleaning gas input port 554 are directed through baffle 561 to the sides of chamber 513 .

本领域技术人员应该认识到在不脱离本发明精神的情况下,具体参数能够针对不同的处理腔室和不同的工艺条件而改变。其它变型对于本领域技术人员来说也是显然的。这些等效物和变型意欲包括在本发明的范围内。因此本发明的范围并不限于上述的实施方式,而是由所附权利要求书限定。Those skilled in the art will recognize that specific parameters can vary for different processing chambers and different process conditions without departing from the spirit of the invention. Other modifications will also be apparent to those skilled in the art. Such equivalents and modifications are intended to be included within the scope of this invention. The scope of the present invention is therefore not limited to the above-described embodiments, but is defined by the appended claims.

Claims (15)

1.一种在多个衬底上沉积膜的方法,该方法包括:1. A method of depositing a film on a plurality of substrates, the method comprising: 对处理腔室进行时效处理;Aging treatment of the processing chamber; 向所述处理腔室中顺序传送所述多个衬底中的每个衬底,以在所述多个衬底中的每个衬底上执行包括至少一个蚀刻子步骤的沉积工艺;以及sequentially transporting each of the plurality of substrates into the processing chamber to perform a deposition process comprising at least one etch substep on each of the plurality of substrates; and 在顺序传送所述多个衬底中的每个衬底之间清洁所述处理腔室,其中在顺序传送所述多个衬底中的每个衬底之间清洁所述处理腔室包括:Cleaning the processing chamber between sequentially transferring each of the plurality of substrates, wherein cleaning the processing chamber between sequentially transferring each of the plurality of substrates includes: 通过由卤素前驱物流形成高密度等离子体,执行所述处理腔室的局部清洁;performing localized cleaning of the processing chamber by forming a high density plasma from a halogen precursor flow; 然后,停止所述卤素前驱物流;Then, stopping the flow of the halogen precursor; 然后,利用来自加热气体的等离子体加热所述处理腔室;以及then, heating the processing chamber with plasma from the heating gas; and 然后,通过由卤素前驱物流形成高密度等离子体,完成所述处理腔室的清洁。Cleaning of the processing chamber is then accomplished by forming a high density plasma from the halogen precursor flow. 2.根据权利要求1所述的方法,其特征在于,所述卤素前驱物包括F2。2. The method according to claim 1, wherein the halogen precursor comprises F2. 3.根据权利要求1所述的方法,其特征在于,执行所述处理腔室的局部清洁包括执行大于75%的清洁的终点的局部清洁。3. The method of claim 1, wherein performing a partial cleaning of the processing chamber comprises performing an endpoint partial cleaning of greater than 75% of the cleaning. 4.根据权利要求1所述的方法,其特征在于,加热所述处理腔室包括:4. The method of claim 1, wherein heating the processing chamber comprises: 由所述加热气体形成高密度等离子体。A high-density plasma is formed from the heated gas. 5.根据权利要求4所述的方法,其特征在于,所述加热气体包括选自O2、Ar和He的气体。5. The method of claim 4, wherein the heating gas comprises a gas selected from O2 , Ar and He. 6.根据权利要求4所述的方法,其特征在于,由所述加热气体形成高密度等离子体包括施加在顶部源和侧部源之间近似相等分配的源功率。6. The method of claim 4, wherein forming a high density plasma from the heated gas comprises applying source power that is approximately equally divided between a top source and a side source. 7.根据权利要求1所述的方法,其特征在于,对所述处理腔室进行时效处理包括:7. The method according to claim 1, wherein aging the processing chamber comprises: 向所述处理腔室提供时效前驱物气流;providing a gas flow of an aged precursor to the processing chamber; 通过施加至少7500W的源功率,而由时效前驱物形成高密度等离子体,其中在所述处理腔室的顶部分配有大于70%的源功率;以及forming a high-density plasma from the aged precursor by applying a source power of at least 7500 W, wherein greater than 70% of the source power is distributed at the top of the processing chamber; and 利用所述高密度等离子体沉积在一个点处具有至少5000
Figure FSB00000538409800011
的厚度的时效层。
Utilize the high density plasma deposition at one point with at least 5000
Figure FSB00000538409800011
The thickness of the aging layer.
8.根据权利要求7所述的方法,其中,所述至少5000
Figure FSB00000538409800021
的厚度包括至少7500
Figure FSB00000538409800022
的厚度。
8. The method of claim 7, wherein the at least 5000
Figure FSB00000538409800021
The thickness includes at least 7500
Figure FSB00000538409800022
thickness of.
9.根据权利要求7所述的方法,其中,所述至少5000
Figure FSB00000538409800023
的厚度包括至少10,000
Figure FSB00000538409800024
的厚度。
9. The method of claim 7, wherein the at least 5000
Figure FSB00000538409800023
The thickness includes at least 10,000
Figure FSB00000538409800024
thickness of.
10.根据权利要求7所述的方法,其中,向所述处理腔室提供所述时效前驱物气流包括:10. The method of claim 7, wherein providing the flow of the aged precursor gas to the processing chamber comprises: 向所述处理腔室提供含硅气体气流;以及providing a flow of silicon-containing gas to the processing chamber; and 向所述处理腔室提供含氧气体气流。A gas flow containing oxygen is provided to the processing chamber. 11.根据权利要求10所述的方法,其中,所述含氧气体的流率小于所述含硅气体的流率。11. The method of claim 10, wherein the flow rate of the oxygen-containing gas is less than the flow rate of the silicon-containing gas. 12.根据权利要求10所述的方法,其中,所述含氧气体的流率是所述含硅气体的流率的0.8倍以下。12. The method of claim 10, wherein the flow rate of the oxygen-containing gas is 0.8 times or less than the flow rate of the silicon-containing gas. 13.根据权利要求10所述的方法,其中,所述含硅气体包括SiH4以及所述含氧气体包括O213. The method of claim 10, wherein the silicon-containing gas comprises SiH4 and the oxygen-containing gas comprises O2 . 14.根据权利要求10所述的方法,其中,向所述处理腔室提供时效前驱物气流还包括提供与所述含硅气体和所述含氧气体不发生反应的气体气流。14. The method of claim 10, wherein providing a gas flow of an aging precursor to the processing chamber further comprises providing a gas flow that is non-reactive with the silicon-containing gas and the oxygen-containing gas. 15.根据权利要求14所述的方法,其中,与所述含硅气体和所述含氧气体不发生反应的所述气体的流率为小于200sccm的流率。15. The method of claim 14, wherein the gas non-reactive with the silicon-containing gas and the oxygen-containing gas has a flow rate of less than 200 sccm.
CN2008102156432A 2007-09-07 2008-09-08 Reduction of etch-rate drift in hdp processes Expired - Fee Related CN101414551B (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US97088407P 2007-09-07 2007-09-07
US60/970,884 2007-09-07
US12/204,503 2008-09-04
US12/204,503 US7867921B2 (en) 2007-09-07 2008-09-04 Reduction of etch-rate drift in HDP processes

Publications (2)

Publication Number Publication Date
CN101414551A CN101414551A (en) 2009-04-22
CN101414551B true CN101414551B (en) 2011-09-14

Family

ID=40477659

Family Applications (2)

Application Number Title Priority Date Filing Date
CN2008102156432A Expired - Fee Related CN101414551B (en) 2007-09-07 2008-09-08 Reduction of etch-rate drift in hdp processes
CN2008102156447A Expired - Fee Related CN101388341B (en) 2007-09-07 2008-09-08 Impurity control in hdp-cvd dep/etch/dep processes

Family Applications After (1)

Application Number Title Priority Date Filing Date
CN2008102156447A Expired - Fee Related CN101388341B (en) 2007-09-07 2008-09-08 Impurity control in hdp-cvd dep/etch/dep processes

Country Status (1)

Country Link
CN (2) CN101414551B (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105405836B (en) * 2014-09-12 2019-04-19 上海华虹宏力半导体制造有限公司 Improve the method and inductor of inductor q-value
DE102015205719B4 (en) * 2015-03-30 2022-08-18 Siltronic Ag Process for coating semiconductor wafers
CN104979190B (en) * 2015-06-29 2018-04-06 上海华力微电子有限公司 Improve the method for phosphorus distributing homogeneity in phosphorosilicate glass
JP7203515B2 (en) * 2017-06-06 2023-01-13 アプライド マテリアルズ インコーポレイテッド Bottom-up growth of silicon oxide and silicon nitride using a sequential deposition-etch-processing method
JP6796559B2 (en) * 2017-07-06 2020-12-09 東京エレクトロン株式会社 Etching method and residue removal method
CN108389800A (en) * 2018-01-31 2018-08-10 华润微电子(重庆)有限公司 The manufacturing method of shield grid trench FET
US11562923B2 (en) * 2020-05-05 2023-01-24 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor arrangement including a first electrical insulator layer and a second electrical insulator layer and method of making

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7217658B1 (en) * 2004-09-07 2007-05-15 Novellus Systems, Inc. Process modulation to prevent structure erosion during gap fill

Also Published As

Publication number Publication date
CN101388341B (en) 2011-07-27
CN101414551A (en) 2009-04-22
CN101388341A (en) 2009-03-18

Similar Documents

Publication Publication Date Title
US8414747B2 (en) High-throughput HDP-CVD processes for advanced gapfill applications
US7097886B2 (en) Deposition process for high aspect ratio trenches
US7595088B2 (en) Hydrogen assisted HDP-CVD deposition process for aggressive gap-fill technology
US7867921B2 (en) Reduction of etch-rate drift in HDP processes
US7972968B2 (en) High density plasma gapfill deposition-etch-deposition process etchant
US6908862B2 (en) HDP-CVD dep/etch/dep process for improved deposition into high aspect ratio features
US7329586B2 (en) Gapfill using deposition-etch sequence
US20140187045A1 (en) Silicon nitride gapfill implementing high density plasma
US20040079632A1 (en) High density plasma CVD process for gapfill into high aspect ratio features
US7745350B2 (en) Impurity control in HDP-CVD DEP/ETCH/DEP processes
US7064077B2 (en) Method for high aspect ratio HDP CVD gapfill
CN101414551B (en) Reduction of etch-rate drift in hdp processes
US8497211B2 (en) Integrated process modulation for PSG gapfill
US20080299775A1 (en) Gapfill extension of hdp-cvd integrated process modulation sio2 process

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C56 Change in the name or address of the patentee
CP01 Change in the name or title of a patent holder

Address after: American California

Patentee after: Applied Materials Inc.

Address before: American California

Patentee before: Applied Materials Inc.

CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20110914

Termination date: 20140908

EXPY Termination of patent right or utility model