CN109937479B - Lead frame material, method for manufacturing the same, and semiconductor package - Google Patents
Lead frame material, method for manufacturing the same, and semiconductor package Download PDFInfo
- Publication number
- CN109937479B CN109937479B CN201780068101.4A CN201780068101A CN109937479B CN 109937479 B CN109937479 B CN 109937479B CN 201780068101 A CN201780068101 A CN 201780068101A CN 109937479 B CN109937479 B CN 109937479B
- Authority
- CN
- China
- Prior art keywords
- roughened
- alloy
- layer
- lead frame
- protrusions
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
- H01L23/49582—Metallic layers on lead frames
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
- C25D5/10—Electroplating with more than one layer of the same or of different metals
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
- C25D5/60—Electroplating characterised by the structure or texture of the layers
- C25D5/605—Surface topography of the layers, e.g. rough, dendritic or nodular layers
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D7/00—Electroplating characterised by the article coated
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D7/00—Electroplating characterised by the article coated
- C25D7/12—Semiconductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Electrochemistry (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Geometry (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
本发明提供引线框材料(10),其具有:导电性基体(1)、和包括在该导电性基体(1)的至少单面上直接或经由中间层由多个粗化颗粒的突起物(4)形成的至少一层粗化层(2)的粗化覆膜(3),所述突起物(4)具有以下形状:在所述粗化覆膜(3)的厚度方向截面测定时的最大宽度相对于在位于比该最大宽度的测定位置更靠近所述导电性基体(1)侧的下侧部分测定时的最小宽度,为1~5倍。
The present invention provides a lead frame material (10), which has: a conductive base (1), and protrusions ( 4) A roughened film (3) of at least one roughened layer (2) is formed, and the protrusions (4) have the following shape: The maximum width is 1 to 5 times the minimum width when measured at the lower portion located closer to the conductive substrate (1) side than the measurement position of the maximum width.
Description
技术领域technical field
本发明涉及适用于树脂密封型半导体装置的引线框材料及其制造方法以及半导体封装件,所述树脂密封型半导体装置通过将半导体元件和具有表面处理层的引线框彼此电连接并用模制树脂将其密封而形成。The present invention relates to a lead frame material suitable for a resin-sealed type semiconductor device, a manufacturing method thereof, and a semiconductor package by electrically connecting a semiconductor element and a lead frame having a surface-treated layer to each other and encapsulating it with a molding resin. It is sealed and formed.
背景技术Background technique
这种树脂密封型半导体装置具有将通过导线等彼此电连接的半导体元件和引线框利用模制树脂密封的结构。这样的树脂密封型半导体装置一般通过对引线框实施如外部镀覆这样的表面处理,从而利用例如Sn-Pb合金或Sn-Bi合金等Sn合金形成表面覆膜来制造。Such a resin-sealed semiconductor device has a structure in which a semiconductor element and a lead frame electrically connected to each other by wires or the like are sealed with a molding resin. Such a resin-encapsulated semiconductor device is generally produced by subjecting a lead frame to surface treatment such as external plating to form a surface coating with a Sn alloy such as a Sn—Pb alloy or a Sn—Bi alloy.
近年来,为了简化组装工序并降低成本,已开始采用如下引线框(预镀框,Pre-Plated Frame),即、在利用焊料等向印刷基板安装时预先在引线框的表面实施用于提高与焊料的润湿性的镀覆(例如Ni/Pd/Au)(例如,参见专利文献1)。In recent years, in order to simplify the assembly process and reduce costs, lead frames (pre-plated frames, Pre-Plated Frame) have begun to be used, that is, the surface of the lead frame is preliminarily applied to the surface of the lead frame to improve the Solder wettability plating (for example, Ni/Pd/Au) (for example, see Patent Document 1).
另一方面,为了提高树脂密封型半导体装置中的引线框和模制树脂之间的密合性,已经提出了使引线框的镀覆表面粗化的技术(例如,参见专利文献2)。On the other hand, in order to improve the adhesion between the lead frame and molding resin in a resin-sealed semiconductor device, a technique of roughening the plating surface of the lead frame has been proposed (for example, see Patent Document 2).
将镀覆表面粗化的技术通过对引线框实施粗化镀覆而使表面粗化,可期待:(1)模制树脂进入粗化的镀覆膜的凹凸并形成牢固的机械结合的效果(锚固效果)、(2)由模制树脂和镀覆表面之间的接触面积的提高带来的化学接合的提高等。Technology for roughening the plated surface Roughening the surface by applying roughening plating to the lead frame can expect: (1) The effect that the molding resin enters the unevenness of the roughened plating film and forms a strong mechanical bond ( anchoring effect), (2) improvement in chemical bonding due to improvement in the contact area between the molding resin and the plated surface, and the like.
通过使引线框的表面粗化,提高了模制树脂与引线框的密合性,抑制了引线框和模制树脂之间的剥离,结果可使树脂密封型半导体装置的可靠性提高。By roughening the surface of the lead frame, the adhesion between the mold resin and the lead frame is improved, and peeling between the lead frame and the mold resin is suppressed, and as a result, the reliability of the resin-sealed semiconductor device can be improved.
现有技术文献prior art literature
专利文献patent documents
专利文献1:日本特开平4-115558号公报Patent Document 1: Japanese Patent Application Laid-Open No. 4-115558
专利文献2:日本特开平6-029439号公报Patent Document 2: Japanese Patent Application Laid-Open No. 6-029439
发明内容Contents of the invention
本发明要解决的问题The problem to be solved by the present invention
通过将引线框的表面粗化,使得与传统的树脂密封型半导体装置相比,的确能够改善模制树脂对引线框的密合性。然而,近年来,对可靠性所要求的水平变得比以前更加严苛,所以要求即使进行高温高湿耐久性测试,例如,在温度85℃、湿度85%的环境中放置168小时的苛刻条件下的高温高湿试验的情况下,也必须满足可靠性的合格标准。另一方面,在如专利文献1那样仅使引线框的表面粗化的传统构成中,有时在树脂和引线框之间产生间隙,不满足可靠性的合格标准。这被认为是因为,作为树脂密封型半导体装置,近年来,基于使用如QFN(四方扁平无引线封装,Quad Flat Non-Leaded Package)型和SOP(小外形封装,Small Outline Package)型等封装逐渐增多,对于树脂对引线框的密合性要求的水平进一步变高。由此,在树脂密封型半导体装置中,关于树脂对引线框的密合性,由于要求即使在如上所述的苛刻条件下也需要保持良好的密合性,因此,需要进一步改善。By roughening the surface of the lead frame, it is possible to surely improve the adhesion of the mold resin to the lead frame compared with conventional resin-sealed semiconductor devices. However, in recent years, the level required for reliability has become more stringent than before, so even high-temperature and high-humidity durability tests are required, such as harsh conditions of 168 hours in an environment with a temperature of 85°C and a humidity of 85%. Under the condition of high temperature and high humidity test, it must also meet the pass standard of reliability. On the other hand, in the conventional configuration in which only the surface of the lead frame is roughened as in Patent Document 1, a gap may be generated between the resin and the lead frame, and the acceptable standard for reliability may not be satisfied. This is considered to be because, as a resin-sealed semiconductor device, in recent years, based on the use of packages such as QFN (Quad Flat Non-Leaded Package) type and SOP (Small Outline Package) type, etc. As the number increases, the level required for the adhesiveness of the resin to the lead frame is further increased. Therefore, in the resin-sealed semiconductor device, the adhesiveness of the resin to the lead frame is required to maintain good adhesiveness even under the severe conditions as described above, and further improvement is required.
本发明的课题为,提供引线框材料及其制造方法以及具有高可靠性的半导体封装件,所述引线框材料适用于形成即使在特别是如上所述的苛刻条件下进行高温高湿试验时也能保持良好的树脂密合性的引线框表面。The object of the present invention is to provide a lead frame material suitable for forming a high-temperature and high-humidity test under severe conditions as described above, a method of manufacturing the same, and a semiconductor package with high reliability. A lead frame surface that maintains good resin adhesion.
解决问题的手段means of solving problems
本发明的发明人为解决上述问题进行了深入研究,考虑到构成形成于导电性基体上的粗化覆膜的粗化层的粗化颗粒的突起物的截面形状对树脂密合性影响较大,研究了锚固效果引起而产生的良好密合性即使在上述严苛条件下进行高温高湿试验时是否也能保持,所谓的锚固效果是通过在引线框材料的表面形成的突起物引起的凹凸表面(特别是凹部)中填充形成树脂而产生的。The inventors of the present invention conducted extensive studies to solve the above problems. Considering that the cross-sectional shape of the protrusions of the roughened particles constituting the roughened layer of the roughened coating formed on the conductive substrate greatly affects the resin adhesion, It was investigated whether the good adhesion due to the anchoring effect, which is the uneven surface caused by the protrusions formed on the surface of the lead frame material, can be maintained even when the high temperature and high humidity test is carried out under the above severe conditions. (Especially in recesses) are filled with forming resin.
本发明人得到如下认识:通过将用于构成在导电性基体上形成的粗化覆膜的粗化层的突起物控制为具有以下形状:在粗化覆膜的厚度方向的截面测定时的最大宽度相对于在位于比最大宽度测定位置更靠近导电性基体侧的下侧部分测定时的最小宽度为1~5倍,从而特别是在粗化颗粒的突起物的最小宽度的位置,能够有效地控制由于树脂的膨胀、收缩等引起的应力集中而容易发生的、树脂剪切导致的剥离现象。其结果发现:可将由锚固效果引起的良好密合性通过粗化层最大限度地发挥出来,进而通过将形成粗化层的突起物控制为上述形状,即使在进行通常不能耐受的高温高湿耐久性测试、例如在温度85℃、湿度85%的环境下放置168小时的严酷条件下进行高温高湿测试的情形下,也能保持树脂对引线框良好的密合性。The inventors of the present invention have found that by controlling the protrusions constituting the roughened layer of the roughened film formed on the conductive substrate to have the following shape: the maximum The width is 1 to 5 times the minimum width when measured at the lower part of the conductive substrate side than the maximum width measurement position, so that the minimum width of the protrusions of the roughened particles can be effectively Controls the peeling phenomenon caused by resin shearing, which tends to occur due to stress concentration caused by expansion and contraction of resin. As a result, it was found that the good adhesion due to the anchoring effect can be maximized through the roughened layer, and by controlling the protrusions forming the roughened layer to the above-mentioned shape, even under high temperature and high humidity, which cannot normally be tolerated, Durability test, such as high temperature and high humidity test under severe conditions of temperature 85°C and humidity 85% for 168 hours, can also maintain good adhesion of the resin to the lead frame.
即,本发明的主要构成为如下。That is, the main configuration of the present invention is as follows.
(1)一种引线框材料,具有:(1) A lead frame material having:
导电性基体,和conductive substrate, and
粗化覆膜,其包括在该导电性基体的至少单面上直接或经由中间层由多个粗化颗粒的突起物形成的至少一层粗化层,a roughened film comprising at least one roughened layer formed by a plurality of protrusions of roughened particles directly or via an intermediate layer on at least one side of the conductive substrate,
所述突起物具有以下形状:在所述粗化覆膜的厚度方向的截面测定时的最大宽度相对于在位于比该最大宽度的测定位置更靠近所述导电性基体侧的下侧部分测定时的最小宽度,为1~5倍。The protrusions have a shape in which the maximum width when measured on a cross-section in the thickness direction of the roughened film is measured relative to a lower portion located closer to the conductive substrate side than the measurement position of the maximum width. The minimum width is 1 to 5 times.
(2)上述(1)中所述的引线框材料,其中所述导电性基体是铜、铜合金、铁、铁合金、铝或铝合金。(2) The lead frame material described in (1) above, wherein the conductive base is copper, copper alloy, iron, iron alloy, aluminum or aluminum alloy.
(3)上述(1)或(2)所述的引线框材料,其中所述粗化层包括选自铜、铜合金、镍、镍合金、钯、钯合金、银、银合金、锡、锡合金、锌、锌合金、铑、铑合金、钌、钌合金、铱和铱合金中的金属或合金。(3) The lead frame material described in (1) or (2) above, wherein the roughened layer comprises copper, copper alloy, nickel, nickel alloy, palladium, palladium alloy, silver, silver alloy, tin, tin metals or alloys in alloys, zinc, zinc alloys, rhodium, rhodium alloys, ruthenium, ruthenium alloys, iridium, and iridium alloys.
(4)上述(1)~(3)中任一项所述的引线框材料,其在所述粗化覆膜的表面的至少一部分上还具有包括至少一层表面被覆层的表面覆膜,所述表面被覆层包含选自钯、钯合金、铑、铑合金、钌、钌合金、铂、铂合金、铱、铱合金、金、金合金、银和银合金中的金属或合金。(4) The lead frame material according to any one of (1) to (3) above, which further has a surface coating film including at least one surface coating layer on at least a part of the surface of the roughened coating film, The surface coating layer comprises a metal or alloy selected from palladium, palladium alloy, rhodium, rhodium alloy, ruthenium, ruthenium alloy, platinum, platinum alloy, iridium, iridium alloy, gold, gold alloy, silver and silver alloy.
(5)上述(4)所述的引线框材料,其中,所述中间层是镍、镍合金、钴、钴合金、铜或铜合金。(5) The lead frame material as described in (4) above, wherein the intermediate layer is nickel, nickel alloy, cobalt, cobalt alloy, copper or copper alloy.
(6)一种引线框材料的制造方法,包括形成粗化覆膜的工序,所述粗化覆膜包括在导电性基体的至少单面上直接或经由中间层采用电镀由多个粗化颗粒的突起物形成的至少1层粗化层;所述突起物具有以下的形状:在所述粗化覆膜的厚度方向截面测定时的最大宽度相对于在位于比该最大宽度的测定位置更靠近所述导电性基体侧的下侧部分测定时的最小宽度,为1~5倍。(6) A method of manufacturing a lead frame material, comprising the step of forming a roughened coating, the roughened coating comprising forming a plurality of roughened particles on at least one surface of a conductive substrate by electroplating directly or via an intermediate layer. At least one roughened layer formed by protrusions; the protrusions have the following shape: the maximum width when measured in the thickness direction section of the roughened film is relative to the position located closer to the measurement position than the maximum width The minimum width at the time of measurement of the lower portion on the side of the conductive substrate is 1 to 5 times.
(7)一种半导体封装件,具有上述(1)~(5)中任一项所述的引线框材料。(7) A semiconductor package comprising the lead frame material according to any one of (1) to (5) above.
发明的效果The effect of the invention
本发明的引线框材料通过包括导电性基体,和包括在该导电性基体的至少单面上直接或经由中间层由多个粗化颗粒的突起物形成的至少一层粗化层的粗化覆膜,且所述突起物具有在所述粗化覆膜的厚度方向截面测定时的最大宽度相对于在位于比该最大宽度的测定位置更靠近所述导电性基体侧的下侧部分测定时的最小宽度为1~5倍的形状,从而即使在进行高温高湿耐久性试验,例如在温度85℃、湿度85%的环境中放置168小时的苛刻条件下进行高温高湿测试时,也可以对引线框保持良好的树脂密合性,而且该密合性几乎不会劣化,并且使用该引线框材料构成的半导体封装件可实现高的可靠性。The lead frame material of the present invention comprises a conductive substrate, and a roughened coating comprising at least one roughened layer formed by protrusions of a plurality of roughened particles directly or via an intermediate layer on at least one side of the conductive substrate. film, and the protrusions have a maximum width when measured in the thickness direction cross-section of the roughened film relative to the measurement position on the lower side of the conductive substrate side closer to the measurement position of the maximum width. A shape with a minimum width of 1 to 5 times, so that even when performing a high-temperature and high-humidity durability test, such as a high-temperature and high-humidity test in an environment with a temperature of 85°C and a humidity of 85% for 168 hours, the The lead frame maintains good resin adhesion, and the adhesion hardly deteriorates, and a semiconductor package composed of the lead frame material can realize high reliability.
附图说明Description of drawings
图1是根据本发明的代表性引线框材料的示意性截面图。FIG. 1 is a schematic cross-sectional view of a representative leadframe material according to the present invention.
图2是用于说明计算粗化层的比表面积的方法的图。FIG. 2 is a diagram for explaining a method of calculating a specific surface area of a roughened layer.
图3是用于说明构成一层粗化层的突起物的最大宽度Wmax和最小宽度Wmin的图。Fig. 3 is a diagram for explaining the maximum width Wmax and the minimum width Wmin of protrusions constituting one roughening layer.
图4是根据本发明的其他引线框材料的示意性截面图。Fig. 4 is a schematic cross-sectional view of other lead frame materials according to the present invention.
图5是用于说明构成两层粗化层的突起物的最大宽度Wmax和最小宽度Wmin的图。FIG. 5 is a diagram for explaining the maximum width Wmax and the minimum width Wmin of protrusions constituting two roughening layers.
具体实施方式detailed description
接下来,以下参考附图,举出实施方式的具体示例对根据本发明的引线框材料进行说明。图1示出了根据本发明的代表性引线框材料的示意性截面,图1中的附图标记1是导电性基体,2是粗化层,3是粗化覆膜,4是突起物,并且10是引线框材料。本发明的引线框材料10包括导电性基体1和包括至少一层粗化层2的粗化覆膜3。Next, the lead frame material according to the present invention will be described below with reference to the drawings, with reference to specific examples of embodiments. Fig. 1 shows a schematic cross-section of a representative lead frame material according to the present invention, reference numeral 1 in Fig. 1 is a conductive substrate, 2 is a roughened layer, 3 is a roughened coating, 4 is a protrusion, And 10 is the lead frame material. The
(导电性基体)(conductive substrate)
导电性基体1只要是具有导电性的材料即可,例如可举出铜、铜合金、铁、铁合金、铝或铝合金等,优选铜合金、铁合金或铝合金。对于引线框材料,特别优选使用在导电率和强度之间的平衡良好的铜合金,因为当与半导体元件接合时需要能够耐受弯曲加工等的变形的强度。其中,作为铜合金,例如,CDA(铜开发协会,Copper Development Association)中列出的合金,即“C14410(Cu-0.15Sn,由古河电气工业株式会社制造,商品名:EFTEC(注册商标)-3)”、“C19400(Cu-Fe系合金材料,Cu-2.3Fe-0.03P-0.15Zn)”,“C18045(Cu-0.3Cr-0.25Sn-0.2Zn,由古河电气工业株式会社制造,商品名:EFTEC(注册商标)-64T),“C50710(Cu-2.0Sn-0.2Ni-0.05P),由古河电气工业株式会社制造,商品名:MF202”,“C70250(Cu-3Ni-0.65Si-0.15Mg),由古河电气工业株式会社制造,商品名:EFTEC(注册商标)-7025”等。应予说明,紧接在各元素之前的数字的单位均是“质量%”。优选使用如这些铜合金那样,拉伸强度为350-800N/mm2、优选为500-800N/mm2、导电率为30-90%IACS、优选为50-80%IACS的铜合金的条材。上述“%IACS”表示将国际标准软铜(International Annealed CopperStandard)的电阻率1.7241×10-8Ωm设定为100%IACS时的导电率,例如,“50%IACS”的导电率表示国际标准软铜的导电率的50%。The conductive substrate 1 may be any material as long as it has conductivity, for example, copper, copper alloy, iron, iron alloy, aluminum or aluminum alloy, etc., preferably copper alloy, iron alloy or aluminum alloy. As a lead frame material, it is particularly preferable to use a copper alloy having a good balance between electrical conductivity and strength because strength capable of withstanding deformation such as bending processing is required when bonding to a semiconductor element. Among them, as copper alloys, for example, alloys listed in CDA (Copper Development Association), that is, "C14410 (Cu-0.15Sn, manufactured by Furukawa Electric Co., Ltd., trade name: EFTEC (registered trademark)- 3)", "C19400 (Cu-Fe alloy material, Cu-2.3Fe-0.03P-0.15Zn)", "C18045 (Cu-0.3Cr-0.25Sn-0.2Zn, manufactured by Furukawa Electric Co., Ltd., commercial Name: EFTEC (registered trademark)-64T), "C50710 (Cu-2.0Sn-0.2Ni-0.05P), manufactured by Furukawa Electric Industry Co., Ltd., trade name: MF202", "C70250 (Cu-3Ni-0.65Si- 0.15Mg), manufactured by Furukawa Electric Industry Co., Ltd., trade name: EFTEC (registered trademark)-7025" and the like. It should be noted that the units of the numbers immediately before each element are "mass %". It is preferable to use such Like a copper alloy, a strip of a copper alloy with a tensile strength of 350-800 N/mm 2 , preferably 500-800 N/mm 2 , and an electrical conductivity of 30-90% IACS, preferably 50-80% IACS. The above "% "IACS" indicates the electrical conductivity when the resistivity of International Annealed Copper Standard (International Annealed Copper Standard) 1.7241×10-8Ωm is set as 100% IACS, for example, the electrical conductivity of "50% IACS" indicates the electrical conductivity of international standard annealed copper 50% of.
另外,在铁合金的情况下,例如可列举42合金(Fe-42质量%Ni)、不锈钢等。含有这样的铁合金的导电性基体1的导电率没有那么高,但是可以应用于导电率不需要那么高、以传输电信号为目的的引线框材料10。Moreover, in the case of an iron alloy, a 42 alloy (Fe-42 mass %Ni), stainless steel, etc. are mentioned, for example. The conductive base 1 containing such an iron alloy does not have such a high conductivity, but it can be applied to a
此外,在铝合金的情况下,例如可以举出A5052等Al-Mg系合金。Moreover, in the case of an aluminum alloy, Al-Mg alloys, such as A5052, are mentioned, for example.
对于树脂密封型半导体装置而言,由于热容易通过模制树脂积聚在内部,因此沿导电性基体释放内部的热变得重要。在本发明中,通过在导电性基体的表面形成粗化覆膜,与未形成粗化覆膜的情况相比,可以提高散热效果的同时,使导电性基体变薄至0.05mm。如果导电性基体的厚度薄于0.05mm,则不能获得足够的散热,如果导电性基体的厚度为2mm以上,则不能实现半导体装置的小型化。因此,导电性基体1的厚度优选为0.05~2mm,更优选为0.1~1mm。In resin-sealed semiconductor devices, since heat tends to accumulate inside through the molding resin, it becomes important to release the internal heat along the conductive substrate. In the present invention, by forming a rough coating on the surface of the conductive substrate, the thickness of the conductive substrate can be reduced to 0.05 mm while improving the heat dissipation effect compared to the case where no rough coating is formed. If the thickness of the conductive base is thinner than 0.05 mm, sufficient heat dissipation cannot be obtained, and if the thickness of the conductive base is more than 2 mm, the miniaturization of the semiconductor device cannot be achieved. Therefore, the thickness of the conductive substrate 1 is preferably 0.05 to 2 mm, more preferably 0.1 to 1 mm.
(粗化覆膜)(rough coating)
粗化覆膜3由在导电性基体1的至少单面上直接或经由中间层(未示出)由多个粗化颗粒的突起物4形成的至少一层粗化层2构成。The
另外,粗化覆膜3只要由至少一层粗化层2构成即可,但考虑到制造工序的复杂性等时,优选由1~3层的粗化层2构成。就粗化覆膜3的形成方法而言,通过在形成第一层粗化层2-1之后在第一层粗化层2-1上层叠形成组成和形成条件等中的一个以上因素与第一层粗化层2-1不同的第二层粗化层2-2的所谓的多次粗化而形成,可以以较薄的膜厚使比表面积有效地增加,因此更优选(参见图4)。应予说明,在本发明中,粗化覆膜3的膜厚度不是局部测定的,而是以通过至少荧光X射线法(例如,由SII公司制造的如SFT 9400(商品名)等的膜厚度测定装置)在准直仪直径0.2mm以上、在任意3个点测定时的平均膜厚来表示。另外,当粗化覆膜3由多个粗化层2构成时,将所有层的总厚度定义为粗化覆膜3的厚度。In addition, the
另外,粗化覆膜3的膜厚度没有特别限制,但是膜厚度越大,由粗化引起的凹凸趋于变得越大。因此,为了使粗化形状增大,粗化覆膜3的膜厚的下限值优选为0.2μm以上,更优选为0.5μm以上,进一步优选为0.8μm以上。另一方面,当粗化覆膜3的膜厚超过3μm时,输送时粗化覆膜3脱落、所谓的“落粉”有可能增多。因此,粗化覆膜3的膜厚的上限值优选为3μm以下,更优选为2μm以下,进一步优选为1.5μm以下。In addition, the film thickness of the roughened
[粗化层][coarsening layer]
粗化层2由多个粗化颗粒的突起物4形成。The roughened
作为形成粗化层2的方法,可以列举湿式镀覆、干式镀覆等各种方法,但从可简便且廉价地形成等的观点考虑,特别优选通过电镀形成。Various methods, such as wet plating and dry plating, can be mentioned as a method of forming the
粗化层2例如优选包含选自铜、铜合金、镍、镍合金、钯、钯合金、银、银合金、锡、锡合金、锌、锌合金、铑、铑合金、钌、钌合金,铱和铱合金中的金属或合金。从提高对表面覆膜的密合性的观点考虑,特别是在粗化覆膜3上进一步形成后述的表面覆膜(未图示)时,更优选粗化层2含有铜、铜合金、镍或镍合金。作为铜合金,可举出铜-锡合金和铜-锌合金,作为镍合金,可举出镍-锌合金、镍-锡合金等。The
并且,本发明的构成上的主要特征在于,实现构成粗化层2的粗化颗粒的突起物4的截面形状的合理化,更具体而言,如图3所示,控制突起物4以使其具有在粗化覆膜3的厚度方向的截面测定时的最大宽度Wmax相对于在比该最大宽度的Wmax测定位置更位于导电性基体1侧的下侧部分测定时的最小宽度Wmin为1~5倍的形状。And, the main feature of the structure of the present invention is to realize the rationalization of the cross-sectional shape of the
这是本发明人深入研究后的结果,即:如果以相同表面粗糙度形成粗化层,则剪切试验中树脂的剪切强度(粘合强度)高,获得良好的树脂粘合性,但在进行高温高湿耐久性试验、例如在温度85℃、湿度85%的环境下放置168小时的苛刻条件下进行高温高湿试验后,具有相同表面粗糙度的粗化层中,存在剪切强度大大降低,不能保持良好的树脂密合性的情形。对这一点进一步研究,结果发现,形成粗化层的粗化颗粒的突起物的截面形状受到较大影响,特别是在突起物的宽度最小的位置,树脂的热膨胀、收缩引起的应力集中,密合性降低。This is the result of intensive research by the present inventors, that is, if a roughened layer is formed with the same surface roughness, the shear strength (adhesion strength) of the resin in the shear test is high, and good resin adhesion is obtained, but After a high-temperature and high-humidity durability test, such as a high-temperature and high-humidity test under harsh conditions of 85°C and 85% humidity for 168 hours, the roughened layer with the same surface roughness has shear strength. Greatly reduce the situation where good resin adhesion cannot be maintained. As a result of further research on this point, it was found that the cross-sectional shape of the protrusions of the roughened particles forming the roughened layer is greatly affected, especially at the position where the width of the protrusions is the smallest, stress concentration caused by thermal expansion and contraction of the resin, dense Compatibility is reduced.
为此,本发明人进行了进一步的详细研究发现,控制形成粗化覆膜的粗化层的粗化颗粒的最大宽度与最小宽度的比率为1~5,即,控制突起物以使其具有在粗化覆膜的厚度方向的截面测定时的最大宽度相对于在比该最大宽度的测定位置更位于导电性基体侧的下侧部分测定时的最小宽度为1~5倍的形状,由此,具有相同程度的表面粗糙度的粗化层中,即使在进行高温高湿耐久性试验,例如,温度85℃和湿度85%的环境中放置168小时的苛刻条件下进行高温高湿试验之后,也可以保持良好的树脂密合性,且树脂的剪切强度(粘合强度)几乎没有降低。For this reason, the present inventors conducted further detailed studies and found that the ratio of the maximum width to the minimum width of the roughened particles forming the roughened layer of the roughened coating is controlled to be 1 to 5, that is, the protrusions are controlled so as to have The shape in which the maximum width when measured on a cross-section in the thickness direction of the roughened film is 1 to 5 times the minimum width when measured at the lower portion of the conductive substrate side than the measurement position of the maximum width, thereby , in a roughened layer having the same degree of surface roughness, even after performing a high-temperature and high-humidity durability test, for example, a high-temperature and high-humidity test under severe conditions of standing in an environment of a temperature of 85°C and a humidity of 85% for 168 hours, Good resin adhesion can also be maintained with little decrease in the shear strength (adhesive strength) of the resin.
在突起物中,最大宽度是最小宽度的1倍表示最大宽度和最小宽度相同,作为突起物的形状,可以举出大致圆柱状或棱柱状的情形。另一方面,如果突起物的最大宽度超过最小宽度的5倍,则由于在形成粗化层的突起物的最小宽度的位置处树脂的膨胀或收缩引起的应力集中增加,因此,锚固效果不能有效发挥,导致在突起物的最小宽度的位置变得容易破裂。因此,突起物的最大宽度设为最小宽度的1~5倍。另外,不仅模制树脂发挥锚固效果,而且使树脂在形成粗化层的突起物的最小部分的位置处难以发生破裂,由此,对于引线框材料,在不仅需要使剪切强度提高,而且垂直方向的拉伸强度也需要进一步提高的情形下,突起物的最大宽度与最小宽度的比率优选为1.1~4.9倍,更优选为1.2~4.8倍,进一步优选为1.5倍~4.0倍,最优选为1.5倍~3.0倍。应予说明,突起物的表面的形状可以是尖锐的也可以是圆滑的,突起物的最大宽度与最小宽度的比率是重要的。In the protrusion, the fact that the maximum width is twice the minimum width means that the maximum width and the minimum width are the same, and examples of the shape of the protrusion include a substantially columnar shape or a prism shape. On the other hand, if the maximum width of the protrusion exceeds 5 times the minimum width, the anchoring effect cannot be effective due to increased stress concentration caused by expansion or contraction of the resin at the position of the minimum width of the protrusion forming the roughened layer. Play, resulting in the position of the minimum width of the protrusion becomes easy to break. Therefore, the maximum width of the protrusion is 1 to 5 times the minimum width. In addition, not only the molded resin exerts the anchoring effect, but also makes it difficult for the resin to crack at the position of the smallest portion of the protrusion forming the roughened layer. Therefore, for the lead frame material, it is necessary not only to improve the shear strength, but also to vertically In the case where the tensile strength in the direction also needs to be further improved, the ratio of the maximum width to the minimum width of the protrusion is preferably 1.1 to 4.9 times, more preferably 1.2 to 4.8 times, further preferably 1.5 to 4.0 times, and most preferably 1.5 times to 3.0 times. It should be noted that the shape of the surface of the protrusion may be sharp or rounded, and the ratio of the maximum width to the minimum width of the protrusion is important.
<关于突起物的最大宽度和最小宽度的定义><Definition of maximum width and minimum width of protrusions>
就本发明中的突起物的最大宽度和最小宽度而言,通过对采用如聚焦离子束(FIB)、机械研磨等方法而形成有粗化层的引线框材料进行加工来制造垂直截面试样,接下来,对于垂直截面试样的粗化层,采用光学显微镜、扫描电子显微镜等进行截面观察,从导电性基体的表面朝向粗化层的表面平行移动线段,对于形成粗化层的多个突起物,对每1个突起物测定宽度,确定最大值(最大宽度)Wmax和最小值(最小宽度)Wmin。如下进行更详细的说明,如图3所示,从导电性基体1向粗化层的方向引出垂线,在从其顶点朝向导电性基体1的方向上扫描平行于基体的线(平行线),将此时的表示突起物4的最大值的宽度确定为最大宽度,设为Wmax,进而,在从最大宽度Wmax位置朝向导电性基体1的方向进一步扫描平行线,将此时的表示突起物4的最小值的宽度确定作为最小宽度,设为Wmin。于是,在本发明中,其比率Wmax/Wmin的值必须是1~5。In terms of the maximum and minimum widths of the protrusions in the present invention, vertical cross-section specimens are manufactured by processing lead frame materials with roughened layers formed by methods such as focused ion beam (FIB), mechanical grinding, etc., Next, for the roughened layer of the vertical cross-section sample, use an optical microscope, scanning electron microscope, etc. to observe the cross-section, and move the line segment in parallel from the surface of the conductive substrate to the surface of the roughened layer. For the plurality of protrusions forming the roughened layer For each protrusion, the width is measured to determine the maximum value (maximum width) Wmax and the minimum value (minimum width) Wmin. A more detailed description is carried out as follows. As shown in FIG. 3, a perpendicular line is drawn from the direction of the conductive substrate 1 to the roughened layer, and a line (parallel line) parallel to the substrate is scanned from its apex toward the direction of the conductive substrate 1. At this time, the width representing the maximum value of the
应予说明,突起物4的最小宽度Wmin是指当在粗化覆膜3的厚度方向截面测定时位于比突起物4的最大宽度Wmax的测定位置更靠近导电性基体1侧的下侧部分测定时的最小宽度Wmin。这基于在剪切试验中由位于导电性基体1侧的突起物4的下侧部分(底端部分)的宽度决定剪切强度的认识。应予说明,为了观察任意的横截面,在粗化层2的各个位置观察突起物4。这是因为粗化层2通常基本上以三维方式被形成,因此,作为测定突起物4的最大宽度Wmax和最小宽度Wmin的粗化层2,将一层的粗化层2的情形、如图5所示为2层以上的粗化层(例如,图5中为两层的粗化层2-1和2-2)并且能够测定突起物4的最大宽度Wmax和最小宽度Wmin的情形作为测定对象,除此以外,例如,为2层以上的粗化层并且粗化覆膜3的最外表面轮廓不清楚的情形、看起来从导电性基体1鼓起的粗化层2的情形等在本发明中作为不能成为测定对象的粗化层。通过这些方法,在任何横截面,对于存在于一个粗化层2中的10个突起物4,测定各自的最大宽度Wmax和最小宽度Wmin,计算最大宽度Wmax相对于最小宽度Wmin的比率Wmax/Wmin,将具有这些比率的平均值为1~5倍的粗化层2的引线框材料10定义为本发明的引线框材料。It should be noted that the minimum width Wmin of the
<关于突起物的最小宽度和突起物之间的间隔><Regarding the minimum width of protrusions and the interval between protrusions>
此外,对本发明中形成粗化层2的突起物4的最小宽度Wmin的大小没有特别规定,但是当最小宽度Wmin太小时,存在树脂在粗化层2的突起物4和4之间的间隙难以流动的倾向,而当最小宽度Wmin太大时,增加剪切强度的效果具有变小的趋向。因此,突起物4的最小宽度Wmin优选平均在0.2μm~3μm的范围内,更优选为0.5μm~1μm的范围。另外,对突起物4、4之间的间隔没有特别限制,但突起物4、4的顶点之间的平均间隔优选0.2~20μm的范围,进一步优选0.5μm~10μm的范围。In addition, the size of the minimum width Wmin of the
<关于粗化层的比表面积><About specific surface area of roughened layer>
本发明的引线框材料10首先相对于导电性基体(下文中也简称为“基体”)1具有粗化层2。该粗化层2的比表面积优选为110%以上。这是因为如果比表面积小于110%,则不能充分获得锚固效果。应予说明,对于比表面积的上限没有特别限定,但如果比表面积过大,则粗化的凹凸变得过大,粗化层变得容易脱落,因此比表面积优选为500%以下。The
应予说明,作为计算比表面积的方法,如图2中所示引线框材料10的横截面那样,在引线框材料10的截面观察,粗化覆膜3的最外层的线段长度(图2中由虚线A表示)除以导电性基体1的表面(直线)长度(图2中粗实线B)得到的比率A/B的百分率成为比表面积(%),例如可以使用如非接触式干涉显微镜等测定装置(例如,由Bruker AXS公司制造)进行测定。另外,在本发明中粗化层的形成位置只要形成于树脂模塑的部分的至少一部分即可,不言而喻,可以整面处理,也可以部分地形成粗化层2。另外,例如,优选在引线框材料10被树脂模塑的部分的至少1/5以上,更优选在1/2以上的面积形成,由此可发挥密合性提高效果。最优选将粗化层2形成在树脂模塑的整个面。作为该部分设置的粗化层2的形状,可以采用条状,点状、环状等各种形式。此外,在树脂模塑仅为一面的制品中,例如,也可以仅一面形成粗化层2。It should be noted that, as a method of calculating the specific surface area, as shown in FIG. Indicated by the dotted line A) divided by the surface (straight line) length of the conductive substrate 1 (the thick solid line B in FIG. Measurements are performed using a measuring device such as a microscope (for example, manufactured by Bruker AXS). In addition, in the present invention, the formation position of the roughened layer only needs to be formed in at least a part of the resin molded portion, and it goes without saying that the entire surface may be processed, or the roughened
(中间层)(middle layer)
另外,本发明的引线框材料10也可以在导电性基体1和粗化覆膜3之间形成中间层,该中间层例如用于抑制构成导电性基体1的组成成分的扩散并改善密合性。中间层例如可举出镍、镍合金、钴、钴合金、铜或铜合金。In addition, in the
(表面覆膜)(surface coating)
另外,本发明的引线框材料10优选在粗化覆膜3的表面的至少一部分上直接或经由中间层进一步包括表面覆膜,所述表面覆膜包括至少1层表面被覆层,表面被覆层优选包含选自钯、钯合金、铑、铑合金、钌、钌合金、铂、铂合金、铱、铱合金、金、金合金、银和银合金中的金属或合金。In addition, the
[表面被覆层][surface coating]
作为构成表面被覆层的各种合金,例如可以举出作为钯合金的钯-银合金,作为铑合金的铑-钯合金,作为钌合金的钌-铱合金,作为铂合金的铂-金合金,作为铱合金的铂-铱合金,作为金合金的金-银合金和作为银合金的银-锡合金等。表面覆膜可以是一种,但优选2层以上。作为构成表面覆膜的表面被覆层为两层以上的情况下的代表性层构造,按从粗化覆膜3侧的层叠顺序可举出Pd/Au,Rh/Au,Pd/Ag/Au,Pd/Rh/Au,Ru/Pd/Au等。通过如上所述在粗化覆膜上形成表面覆膜层,从而能够提高引线框对发热的耐热性,同时可提高形成粗化覆膜的粗化层的粗化颗粒的突起物的强度,防止突起物的破损,可进一步发挥锚固效果。另外,从提高对表面覆膜的密合性的观点考虑,更优选粗化层为铜和镍2层而表面覆膜层为Pd/Au2层或Rh/Au2层,进一步优选作为粗化层的层构成,下侧粗化层为铜、上侧粗化层为镍的2层,而作为表面覆膜层的层构成,下侧表面被覆层为Pd、上侧表面被覆层为Au的2层或者下侧表面覆膜层是Rh、上侧表面被覆层是Au的2层。As various alloys constituting the surface coating layer, for example, a palladium-silver alloy as a palladium alloy, a rhodium-palladium alloy as a rhodium alloy, a ruthenium-iridium alloy as a ruthenium alloy, a platinum-gold alloy as a platinum alloy, Platinum-iridium alloy as an iridium alloy, gold-silver alloy as a gold alloy, silver-tin alloy as a silver alloy, and the like. One type of surface coating may be used, but two or more layers are preferable. Typical layer structures in the case of two or more surface coating layers constituting the surface coating include Pd/Au, Rh/Au, Pd/Ag/Au, Pd/Rh/Au, Ru/Pd/Au, etc. By forming the surface coating layer on the rough coating as described above, the heat resistance of the lead frame to heat generation can be improved, and at the same time, the strength of the protrusions of the roughened particles forming the rough layer of the rough coating can be improved, Preventing the breakage of protrusions can further exert the anchoring effect. In addition, from the viewpoint of improving the adhesion to the surface coating, it is more preferable that the roughening layer is two layers of copper and nickel and the surface coating layer is a Pd/Au2 layer or Rh/Au2 layer, and it is more preferable that the roughening layer is The layer structure is 2 layers of copper on the lower side rough layer and nickel on the upper side rough layer, and the layer structure of the surface coating layer is 2 layers of Pd on the lower surface coating layer and Au on the upper side surface coating layer Alternatively, the lower surface coating layer is Rh and the upper surface coating layer is two layers of Au.
如果这些表面被覆层的膜厚太厚,则会掩埋粗化覆膜3的表面凹凸,可能无法充分发挥上述本发明的效果,并且表面覆膜主要由贵金属材料构成,因而可能会导致成本增加。因此,各表面被覆层的膜厚,以层叠后的表面被覆层的总膜厚度(表面覆膜的膜厚度)计,优选为1μm以下,更优选为0.03μm以下。If the film thickness of these surface coating layers is too thick, the surface irregularities of the roughened
(关于引线框材料的制造方法)(About the manufacturing method of lead frame material)
接下来,说明本发明的引线框材料10的制造方法。Next, the manufacturing method of the
准备导电性基体1,对该导电性基体1进行阴极电解脱脂工序和酸洗工序。接下来,根据需要,通过电镀形成中间层,然后通过电镀形成包括至少一层粗化层2的粗化覆膜3,然后进一步根据需要,通过电镀,形成包括至少一层表面被覆层的表面覆膜,由此可制造引线框材料10。作为具体制造条件的代表性实例,表1中示出阴极电解脱脂条件,表2中示出酸洗条件,表3中示出各种中间层的形成条件,表4中示出各种粗化层2的形成条件,表5中示出各种表面被覆层的形成条件。在上述引线框材料10的制造方法中,例示了中间层、粗化层2和表面被覆层都是通过电镀制造的情形。由于通过电流密度,搅拌,温度,处理时间等可以比较容易地控制突起物的形状并且操作简便,所以,优选用电镀法形成粗化层2,此外,对于中间层和表面被覆层,从生产率的观点来看,也优选通过如电镀法那样的湿式镀覆法形成,但也可以通过干式镀覆法或其他制造方法制造,没有特别限定。A conductive substrate 1 is prepared, and the conductive substrate 1 is subjected to a cathodic electrolytic degreasing step and a pickling step. Next, as required, an intermediate layer is formed by electroplating, and then a
[表1][Table 1]
表1.阴极电解脱脂条件Table 1. Cathodic electrolytic degreasing conditions
[表2][Table 2]
表2.酸洗条件Table 2. Pickling conditions
[表3][table 3]
表3.各种中间层的形成条件Table 3. Formation conditions of various intermediate layers
[表4][Table 4]
表4.各种粗化层的形成条件Table 4. Formation conditions of various roughening layers
[表5][table 5]
表5.各种表面被覆层的形成条件Table 5. Conditions for forming various surface coating layers
实施例Example
以下基于实施例对本发明进一步详细说明,但是本发明不受这些实施例的限定。Hereinafter, the present invention will be described in more detail based on examples, but the present invention is not limited by these examples.
准备预先切割成40mm×40mm的试验片尺寸的板厚为0.2mm的表6中所示的各种导电性基体,并在上述表1中所示的条件下进行阴极电解脱脂。接下来,在表2所示的条件下进行导电性基体的酸洗之后,在导电性基体的表面以表6所示的层结构形成至少一层粗化层,获得引线框材料的试验片。应予说明,在粗化层的形成中,不仅控制比表面积,还控制截面中粗化层的突起物的最大宽度与最小宽度的比率。在实施例1~30中,对于实施例11~13,除了下侧粗化层之外,粗化覆膜还进一步形成上侧粗化层,从而由两层粗化层构成,另外,对于实施例22~24,在导电性基体和粗化覆膜之间进一步形成中间层,并且对于实施例29和30,粗化覆膜除了下侧粗化层外还形成上侧粗化层,从而由2层粗化层构成,并进一步形成包括下侧表面被覆层和上侧表面被覆层的两层的表面覆膜。作为参考,在比较例1中,虽然粗化层的比表面积非常大,为550%,但未控制形成粗化层的突起物的最大宽度与最小宽度之比,所以,制作得到在本发明的范围之外(5.2倍)的引线框材料的试验片。Various conductive substrates shown in Table 6 were prepared in advance and cut into 40 mm×40 mm test piece size with a plate thickness of 0.2 mm, and were subjected to cathodic electrolytic degreasing under the conditions shown in Table 1 above. Next, after pickling the conductive substrate under the conditions shown in Table 2, at least one roughened layer was formed on the surface of the conductive substrate with the layer structure shown in Table 6 to obtain a test piece of the lead frame material. It should be noted that, in the formation of the roughened layer, not only the specific surface area but also the ratio of the maximum width to the minimum width of the protrusions of the roughened layer in the cross section are controlled. In Examples 1 to 30, in Examples 11 to 13, in addition to the lower roughened layer, the roughened coating further forms an upper roughened layer, thereby consisting of two roughened layers. In Examples 22 to 24, an intermediate layer was further formed between the conductive substrate and the roughened coating, and for Examples 29 and 30, the roughened coating also formed an upper roughened layer in addition to the lower roughened layer, thereby resulting in A two-layer roughening layer is formed, and a two-layer surface coating including a lower surface coating layer and an upper surface coating layer is further formed. As a reference, in Comparative Example 1, although the specific surface area of the roughened layer is very large, being 550%, the ratio of the maximum width to the minimum width of the protrusions forming the roughened layer is not controlled, so the production in the present invention Test pieces for lead frame materials outside the range (5.2 times).
针对上述试验片,采用上泷(KOHTAKI)精机株式会社制传递模塑试验装置(产品名称:Model FTS),在130℃的模具温度、模塑后保持时间90秒、注射压力6.865MPa的条件下注入模制树脂并成型,从而形成10mm2接触面积的布丁状试验片。将各试验片置于高温高湿试验(在85℃,85%RH下保持168小时),对于各试验片在下述条件下评价树脂密合性和落粉性。其评价结果如表7所示。For the above-mentioned test piece, a transfer molding tester (product name: Model FTS) manufactured by Kohtaki Seiki Co., Ltd. was used under the conditions of a mold temperature of 130° C., a holding time of 90 seconds after molding, and an injection pressure of 6.865 MPa. The molding resin was injected down and molded to form a pudding-shaped test piece with a contact area of 10 mm 2 . Each test piece was subjected to a high-temperature and high-humidity test (maintained at 85° C., 85% RH for 168 hours), and resin adhesion and powder falling properties were evaluated for each test piece under the following conditions. The evaluation results are shown in Table 7.
(树脂密合性评价)(Resin Adhesion Evaluation)
评价树脂:G630L,由Sumitomo Bakelite Co.,Ltd.制造(商品名)Evaluation resin: G630L, manufactured by Sumitomo Bakelite Co., Ltd. (trade name)
评价条件:装置:4000Plus,Nordson Advanced Technology Co.,Ltd.制造(商品名),Evaluation conditions: Device: 4000Plus, manufactured by Nordson Advanced Technology Co., Ltd. (trade name),
载荷传感器:50千克Load Cell: 50kg
测量范围:10千克Measuring range: 10kg
测试速度:100μm/sTest speed: 100μm/s
测试高度:10μmTest height: 10μm
将树脂密合性的评价结果示于表7。应予说明,在表7中所示的树脂密合性的评价中,当剪切强度(剥离强度)平均为9.8MPa以上时认为树脂密合性优异,表示为“A”,剪切强度(剥离强度)平均为4.9MPa以上且低于9.8MPa时认为树脂密合性良好,表示为“B”,并且当剪切强度(剥离强度)平均低于4.9MPa时,认为树脂密合性差,表示为“C”。Table 7 shows the evaluation results of resin adhesiveness. It should be noted that in the evaluation of the resin adhesiveness shown in Table 7, when the shear strength (peel strength) is 9.8 MPa or more on average, the resin adhesiveness is considered to be excellent, which is expressed as "A", and the shear strength ( Peeling strength) when the average is 4.9MPa or more and less than 9.8MPa, it is considered that the resin adhesion is good, expressed as "B", and when the shear strength (peeling strength) is less than 4.9MPa on average, the resin adhesion is considered poor, expressed for "C".
通过测定“初始剪切强度”和“高温高湿试验后的剪切强度”来分别评价树脂密合性。“高温高湿试验后的剪切强度”是在将各试验片进行了树脂模塑后在温度85℃、湿度85%的环境下放置168小时后的值。另外,“初始剪切强度”是在将各试样片刚进行了树脂模塑之后(高温高湿试验前)的剪切强度。Resin adhesiveness was evaluated by measuring "initial shear strength" and "shear strength after high temperature and high humidity test", respectively. The "shear strength after the high-temperature and high-humidity test" is a value after each test piece was resin-molded and left to stand in an environment with a temperature of 85° C. and a humidity of 85% for 168 hours. In addition, "initial shear strength" is the shear strength immediately after each sample piece was resin-molded (before the high-temperature, high-humidity test).
(落粉性评估)(Powdering evaluation)
通过目视来感觉评价落粉性。将其评价结果示于表7。应予说明,针对表7中所示的落粉性在没有确认到从表面落粉时表示为“A(优)”,当略微产生落粉时表示为“B(良)”,落粉发生非常多时表示为“C(不合格)”,“A”和“B”为可供实用的水平。The powder falling property was evaluated visually. The evaluation results are shown in Table 7. It should be noted that for the powder falling properties shown in Table 7, when no powder falling from the surface was confirmed, it was expressed as "A (excellent)", and when powder falling was slightly occurred, it was expressed as "B (good)", and powder falling occurred In many cases, it is expressed as "C (failure)", and "A" and "B" are practical levels.
[表6][Table 6]
[表7][Table 7]
表7.性能评价结果Table 7. Performance evaluation results
根据表7的评价结果,对于实施例1~30的任一个而言,初始剪切强度和高温高湿试验后的剪切强度都为“A”或“B”,保持了良好的树脂密合性,另外,落粉性也是“A”或“B”的水平,可供实用。而在粗化层的比表面积为非常大的550%、但对形成粗化层的突起物的最大宽度与最小宽度的比率未进行控制并在本发明的范围外(5.2)的比较例1中,虽然初始剪切强度为“A”,树脂密合性优异,但高温高湿试验后的剪切强度变为“C”,树脂密合性大幅地劣化,此外,落粉性也差,为“C”,不是可供实用的水平。According to the evaluation results in Table 7, for any of Examples 1 to 30, both the initial shear strength and the shear strength after the high temperature and high humidity test were "A" or "B", and good resin adhesion was maintained. In addition, the powder falling property is also at the level of "A" or "B", which is available for practical use. On the other hand, the specific surface area of the roughened layer was 550%, which was very large, but the ratio of the maximum width to the minimum width of the protrusions forming the roughened layer was not controlled and was outside the scope of the present invention (5.2) in Comparative Example 1 , although the initial shear strength is "A", the resin adhesion is excellent, but the shear strength after the high temperature and high humidity test becomes "C", and the resin adhesion is greatly deteriorated. In addition, the powder shedding property is also poor, as "C", not a practical level.
产业上的可利用性Industrial availability
本发明的引线框材料即使在进行高温高湿耐久性试验、例如在温度85℃和湿度85%的环境中放置168小时的苛刻条件下进行高温高湿试验时,也可以保持对引线框的良好的树脂密合性而几乎不会劣化,使用该引线框材料构成的半导体封装件可以实现高的可靠性。Even when the lead frame material of the present invention is subjected to a high-temperature and high-humidity durability test, such as a high-temperature and high-humidity test in an environment with a temperature of 85°C and a humidity of 85% for 168 hours, it can maintain good resistance to the lead frame. The resin adhesiveness is almost not deteriorated, and the semiconductor package composed of this lead frame material can realize high reliability.
附图标记说明Explanation of reference signs
1 导电性基体1 Conductive substrate
2 粗化层2 Coarsening layers
2-1 第一粗化层(从基材侧开始的第一层粗化层)2-1 First roughening layer (the first roughening layer from the substrate side)
2-2 第二粗化层(从基材侧开始的第二层粗化层)2-2 Second roughening layer (second roughening layer from the substrate side)
3,3-1 粗化覆膜3,3-1 Coarse coating
4,4-1 突起物4,4-1 Protrusions
10,10A 引线框材料10,10A lead frame material
A 粗化覆膜的最外表面的截面线段长度A The length of the section line segment of the outermost surface of the roughened film
B 导电性基体的表面的截面线段长度B The length of the cross-sectional line segment of the surface of the conductive matrix
Claims (5)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2016253968 | 2016-12-27 | ||
| JP2016-253968 | 2016-12-27 | ||
| PCT/JP2017/045451 WO2018123708A1 (en) | 2016-12-27 | 2017-12-19 | Lead frame member and method for manufacturing same, and semiconductor package |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109937479A CN109937479A (en) | 2019-06-25 |
| CN109937479B true CN109937479B (en) | 2023-01-13 |
Family
ID=62707235
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201780068101.4A Active CN109937479B (en) | 2016-12-27 | 2017-12-19 | Lead frame material, method for manufacturing the same, and semiconductor package |
Country Status (5)
| Country | Link |
|---|---|
| JP (1) | JP6479265B2 (en) |
| KR (1) | KR102482396B1 (en) |
| CN (1) | CN109937479B (en) |
| TW (1) | TWI762546B (en) |
| WO (1) | WO2018123708A1 (en) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6805217B2 (en) * | 2018-10-18 | 2020-12-23 | Jx金属株式会社 | Conductive materials, molded products and electronic components |
| JP7014695B2 (en) * | 2018-10-18 | 2022-02-01 | Jx金属株式会社 | Conductive materials, molded products and electronic components |
| KR20240033205A (en) * | 2021-07-16 | 2024-03-12 | 후루카와 덴키 고교 가부시키가이샤 | Lead frame material and its manufacturing method and semiconductor package |
| WO2023286697A1 (en) * | 2021-07-16 | 2023-01-19 | 古河電気工業株式会社 | Lead frame material and method for producing same, and semiconductor package |
| CN116024621A (en) * | 2022-12-22 | 2023-04-28 | 怡力精密制造有限公司 | Shell structure and its preparation method, electronic equipment |
| JP7762852B2 (en) * | 2023-11-21 | 2025-10-31 | 日本製鉄株式会社 | Copper-plated steel sheet |
| JPWO2025110190A1 (en) * | 2023-11-21 | 2025-05-30 |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1116770A (en) * | 1994-06-06 | 1996-02-14 | 摩托罗拉公司 | Method and apparatus for improving interfacial adhesion between polymers and metals |
| CN101887877A (en) * | 2009-05-13 | 2010-11-17 | 日立电线精密株式会社 | Lead frame, semiconductor device, and method for manufacturing lead frame |
| JP2013182978A (en) * | 2012-03-01 | 2013-09-12 | Renesas Electronics Corp | Semiconductor device and manufacturing method of the same |
| JP2014123760A (en) * | 2014-02-17 | 2014-07-03 | Mitsui High Tec Inc | Lead frame |
| TW201532075A (en) * | 2014-02-05 | 2015-08-16 | Furukawa Electric Co Ltd | Electrical contact material and manufacturing method thereof |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2543619B2 (en) | 1990-09-05 | 1996-10-16 | 新光電気工業株式会社 | Lead frame for semiconductor device |
| JP3228789B2 (en) | 1992-07-11 | 2001-11-12 | 新光電気工業株式会社 | Method for manufacturing insert member for resin |
| JP2732490B2 (en) * | 1994-03-25 | 1998-03-30 | 日鉱金属株式会社 | Manufacturing method of high strength and high conductivity copper alloy for electronic equipment |
| JP4168077B2 (en) * | 2006-07-21 | 2008-10-22 | 株式会社神戸製鋼所 | Copper alloy sheet for electrical and electronic parts with excellent oxide film adhesion |
| KR101241735B1 (en) * | 2008-09-05 | 2013-03-08 | 엘지이노텍 주식회사 | Lead frame and method for manufacturing the same |
| KR101113891B1 (en) * | 2009-10-01 | 2012-02-29 | 삼성테크윈 주식회사 | Lead frame and method of manufacturing lead frame |
| JP5204908B1 (en) * | 2012-03-26 | 2013-06-05 | Jx日鉱日石金属株式会社 | Copper foil with carrier, method for producing copper foil with carrier, copper foil with carrier for printed wiring board and printed wiring board |
-
2017
- 2017-12-19 WO PCT/JP2017/045451 patent/WO2018123708A1/en not_active Ceased
- 2017-12-19 CN CN201780068101.4A patent/CN109937479B/en active Active
- 2017-12-19 KR KR1020197013787A patent/KR102482396B1/en active Active
- 2017-12-19 JP JP2018518662A patent/JP6479265B2/en active Active
- 2017-12-25 TW TW106145512A patent/TWI762546B/en active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1116770A (en) * | 1994-06-06 | 1996-02-14 | 摩托罗拉公司 | Method and apparatus for improving interfacial adhesion between polymers and metals |
| CN101887877A (en) * | 2009-05-13 | 2010-11-17 | 日立电线精密株式会社 | Lead frame, semiconductor device, and method for manufacturing lead frame |
| JP2013182978A (en) * | 2012-03-01 | 2013-09-12 | Renesas Electronics Corp | Semiconductor device and manufacturing method of the same |
| TW201532075A (en) * | 2014-02-05 | 2015-08-16 | Furukawa Electric Co Ltd | Electrical contact material and manufacturing method thereof |
| JP2014123760A (en) * | 2014-02-17 | 2014-07-03 | Mitsui High Tec Inc | Lead frame |
Also Published As
| Publication number | Publication date |
|---|---|
| TW201830627A (en) | 2018-08-16 |
| JP6479265B2 (en) | 2019-03-06 |
| KR102482396B1 (en) | 2022-12-28 |
| JPWO2018123708A1 (en) | 2018-12-27 |
| TWI762546B (en) | 2022-05-01 |
| CN109937479A (en) | 2019-06-25 |
| KR20190096964A (en) | 2019-08-20 |
| WO2018123708A1 (en) | 2018-07-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109937479B (en) | Lead frame material, method for manufacturing the same, and semiconductor package | |
| TWI427719B (en) | The joint structure of the joining wire and its forming method | |
| TWI397981B (en) | Lead frame for semiconductor packaging | |
| TW201336599A (en) | Composite wire coated with metal film on silver-palladium alloy surface and manufacturing method thereof | |
| CN108026657B (en) | Lead frame material and method for producing same | |
| JP5270467B2 (en) | Cu bonding wire | |
| TWI817015B (en) | Gold-coated bonding wire and manufacturing method thereof, semiconductor wire bonding structure and semiconductor device | |
| TWI751150B (en) | Lead frame material and manufacturing method thereof | |
| JP5109881B2 (en) | Copper bonding wire | |
| CN103988301B (en) | Lead frame and semiconductor package manufactured by using the same | |
| JP7032239B2 (en) | Lead frame material and its manufacturing method and semiconductor package | |
| US11456271B2 (en) | Noble metal-coated silver wire for ball bonding and method for producing the same, and semiconductor device using noble metal-coated silver wire for ball bonding and method for producing the same | |
| JP5393614B2 (en) | Bonding wires for semiconductor devices | |
| JP5591987B2 (en) | Bonding wires for semiconductor devices | |
| JP6623108B2 (en) | Lead frame material and manufacturing method thereof | |
| CN103871537B (en) | Copper bonding wire and manufacturing method | |
| WO2013081306A1 (en) | Lead frame and semiconductor package including the same | |
| KR101451361B1 (en) | Cu alloy bonding wire for semiconductor package | |
| JP5293728B2 (en) | Bonding wire | |
| JP2010245574A (en) | Bonding wires for semiconductor devices | |
| TW202314052A (en) | Lead frame material and method for producing same, and semiconductor package | |
| WO2013089376A1 (en) | Lead frame and semiconductor package manufactured by using the same | |
| JPS61272955A (en) | Al group strip material for electronic apparatus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |